JP6182309B2 - 配線基板、半導体装置及び配線基板の製造方法 - Google Patents

配線基板、半導体装置及び配線基板の製造方法 Download PDF

Info

Publication number
JP6182309B2
JP6182309B2 JP2012259682A JP2012259682A JP6182309B2 JP 6182309 B2 JP6182309 B2 JP 6182309B2 JP 2012259682 A JP2012259682 A JP 2012259682A JP 2012259682 A JP2012259682 A JP 2012259682A JP 6182309 B2 JP6182309 B2 JP 6182309B2
Authority
JP
Japan
Prior art keywords
layer
solder
metal
post
solder layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2012259682A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014107427A5 (https=
JP2014107427A (ja
Inventor
晃明 千野
晃明 千野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2012259682A priority Critical patent/JP6182309B2/ja
Priority to US14/087,350 priority patent/US9380712B2/en
Publication of JP2014107427A publication Critical patent/JP2014107427A/ja
Publication of JP2014107427A5 publication Critical patent/JP2014107427A5/ja
Application granted granted Critical
Publication of JP6182309B2 publication Critical patent/JP6182309B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007Surface contacts, e.g. bumps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01Manufacture or treatment
    • H10W70/05Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63Vias, e.g. via plugs
    • H10W70/635Through-vias
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68Shapes or dispositions thereof
    • H10W70/685Shapes or dispositions thereof comprising multiple insulating layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0335Layered conductors or foils
    • H05K2201/0338Layered conductor, e.g. layered metal substrate, layered finish layer or layered thin film adhesion layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3465Application of solder
    • H05K3/3473Plating of solder
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/69Insulating materials thereof
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/10Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
JP2012259682A 2012-11-28 2012-11-28 配線基板、半導体装置及び配線基板の製造方法 Expired - Fee Related JP6182309B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2012259682A JP6182309B2 (ja) 2012-11-28 2012-11-28 配線基板、半導体装置及び配線基板の製造方法
US14/087,350 US9380712B2 (en) 2012-11-28 2013-11-22 Wiring substrate and semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012259682A JP6182309B2 (ja) 2012-11-28 2012-11-28 配線基板、半導体装置及び配線基板の製造方法

Publications (3)

Publication Number Publication Date
JP2014107427A JP2014107427A (ja) 2014-06-09
JP2014107427A5 JP2014107427A5 (https=) 2015-12-17
JP6182309B2 true JP6182309B2 (ja) 2017-08-16

Family

ID=50773119

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012259682A Expired - Fee Related JP6182309B2 (ja) 2012-11-28 2012-11-28 配線基板、半導体装置及び配線基板の製造方法

Country Status (2)

Country Link
US (1) US9380712B2 (https=)
JP (1) JP6182309B2 (https=)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015231003A (ja) * 2014-06-06 2015-12-21 イビデン株式会社 回路基板および回路基板の製造方法
JP2016076534A (ja) * 2014-10-03 2016-05-12 イビデン株式会社 金属ポスト付きプリント配線板およびその製造方法
JP2016076533A (ja) * 2014-10-03 2016-05-12 イビデン株式会社 バンプ付きプリント配線板およびその製造方法
JP6619294B2 (ja) * 2016-05-24 2019-12-11 新光電気工業株式会社 配線基板及びその製造方法と電子部品装置
FR3094172B1 (fr) * 2019-03-19 2022-04-22 St Microelectronics Grenoble 2 Dispositif électronique comprenant un composant électronique monté sur un substrat de support et procédé de montage
JP7313894B2 (ja) * 2019-04-26 2023-07-25 新光電気工業株式会社 配線基板及び配線基板の製造方法
KR102946068B1 (ko) * 2020-12-11 2026-04-01 삼성전기주식회사 인쇄회로기판 및 전자부품 패키지

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2974436B2 (ja) * 1991-02-26 1999-11-10 シチズン時計株式会社 ハンダバンプの形成方法
JP2751912B2 (ja) * 1996-03-28 1998-05-18 日本電気株式会社 半導体装置およびその製造方法
JP3050807B2 (ja) * 1996-06-19 2000-06-12 イビデン株式会社 多層プリント配線板
JP3071723B2 (ja) * 1997-05-23 2000-07-31 京セラ株式会社 多層配線基板の製造方法
JP2000294586A (ja) * 1999-04-02 2000-10-20 Nec Corp 半導体装置及び半導体装置の製造方法
JP2004200412A (ja) 2002-12-18 2004-07-15 Kyocera Corp 半田バンプ付き配線基板およびその製造方法
JP2005222966A (ja) * 2004-02-03 2005-08-18 Citizen Watch Co Ltd 半導体装置とその製造方法
JP2005294482A (ja) * 2004-03-31 2005-10-20 Fujikura Ltd 電子部品及び電子装置
JP4646296B2 (ja) * 2004-07-30 2011-03-09 コーア株式会社 電子部品
JP2006295109A (ja) * 2005-03-14 2006-10-26 Citizen Watch Co Ltd 半導体装置とその製造方法
JP5075611B2 (ja) * 2007-12-21 2012-11-21 ローム株式会社 半導体装置
JP6081044B2 (ja) * 2010-09-16 2017-02-15 富士通株式会社 パッケージ基板ユニットの製造方法
KR101167805B1 (ko) * 2011-04-25 2012-07-25 삼성전기주식회사 패키지 기판 및 이의 제조방법

Also Published As

Publication number Publication date
US20140146503A1 (en) 2014-05-29
JP2014107427A (ja) 2014-06-09
US9380712B2 (en) 2016-06-28

Similar Documents

Publication Publication Date Title
JP6530298B2 (ja) 配線基板、半導体装置及び配線基板の製造方法
JP6543559B2 (ja) 配線基板、半導体装置及び配線基板の製造方法
JP6247032B2 (ja) 配線基板、半導体装置及び配線基板の製造方法
JP6266907B2 (ja) 配線基板及び配線基板の製造方法
JP6182309B2 (ja) 配線基板、半導体装置及び配線基板の製造方法
JP6780933B2 (ja) 端子構造、端子構造の製造方法、及び配線基板
JP7202784B2 (ja) 配線基板、半導体装置及び配線基板の製造方法
JP5886617B2 (ja) 配線基板及びその製造方法、半導体パッケージ
JP6394136B2 (ja) パッケージ基板およびその製造方法
JP6228785B2 (ja) 配線基板、半導体装置及び配線基板の製造方法
JP5951414B2 (ja) 電子部品内蔵基板及び電子部品内蔵基板の製造方法
JP6210777B2 (ja) バンプ構造、配線基板及び半導体装置並びにバンプ構造の製造方法
JP5415632B2 (ja) 配線基板
US11171081B2 (en) Wiring substrate, semiconductor package and method of manufacturing wiring substrate
JP2016018806A (ja) 配線基板、配線基板の製造方法
US9334576B2 (en) Wiring substrate and method of manufacturing wiring substrate
JP2006186321A (ja) 回路基板の製造方法及び電子部品実装構造体の製造方法
JP7068957B2 (ja) 配線基板、半導体装置及び配線基板の製造方法
JP2018107349A (ja) 配線基板、配線基板の製造方法
JP2015144157A (ja) 回路基板、電子装置及び電子装置の製造方法
JP2013105908A (ja) 配線基板
JP7198154B2 (ja) 配線基板、及び配線基板の製造方法
JP4429435B2 (ja) バンプ付き二層回路テープキャリアおよびその製造方法
JP2022189275A (ja) 端子構造、配線基板及び端子構造の製造方法
JP2024098297A (ja) 配線基板及び配線基板の製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20151028

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20151028

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20160825

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160906

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20161031

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170110

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170308

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170627

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170724

R150 Certificate of patent or registration of utility model

Ref document number: 6182309

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees