JP5110814B2 - 高速集積回路用のパッケージング - Google Patents
高速集積回路用のパッケージング Download PDFInfo
- Publication number
- JP5110814B2 JP5110814B2 JP2006194503A JP2006194503A JP5110814B2 JP 5110814 B2 JP5110814 B2 JP 5110814B2 JP 2006194503 A JP2006194503 A JP 2006194503A JP 2006194503 A JP2006194503 A JP 2006194503A JP 5110814 B2 JP5110814 B2 JP 5110814B2
- Authority
- JP
- Japan
- Prior art keywords
- lead
- integrated circuit
- leads
- wiring
- pads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/4952—Additional leads the additional leads being a bump or a wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6611—Wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4943—Connecting portions the connecting portions being staggered
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Lead Frames For Integrated Circuits (AREA)
Description
Claims (20)
- 3よりも大きい整数であるN個の隣接したパッドを備える集積回路のダイと、
第1および第2のリードを含むリードの第1の対、ならびに第3および第4のリードを含むリードの第2の対を備え、前記第1、第2、第3および第4のリードは、前記集積回路のダイから間隔をあけられた第1端、前記集積回路のダイに隣接した第2端、及び該第1端と第2端との間の複数の中間セクションを含むリードフレームであって、
リードの前記第1および第2の対は、差動信号を運び、
リードの前記第2の対の前記第3のリードは、第1の極性を有し、リードの前記第2の対の前記第4のリードは、第2の極性を有し、
前記第3のリードは、前記第1端において前記第4のリードの一方の側に配置され、前記第2端において前記第4のリードの反対側に配置され、
前記中間セクションのうち前記第3のリード用の第1の中間セクションは、前記中間セクションの前記第4のリード用の第2の中間セクションのみと交差しており、
前記第3及び第4のリードは、前記第1端から前記第2端まで連続している、
該リードフレームと、
リードの前記第1および第2の対の前記第2端を、前記N個の隣接したパッドに接続するためのN個の接続部であり、N本のボンドワイヤを備える該N個の接続部と、
第5および第6のリードと、
前記集積回路のダイ上の第5および第6のパッドと、
前記第5および第6のリードを前記第5および第6のパッドに接続する第5および第6のボンドワイヤと、
を具備し、
前記N本のボンドワイヤは、第1の長さを有し、前記第5および第6のボンドワイヤは、前記第1の長さよりも短い第2の長さを有し、前記第5および第6のリードは、第1の速度を有する信号を運び、リードの前記第1および第2の対は、前記第1の速度よりも高い第2の速度を有する信号を運ぶ、
集積回路のパッケージ。 - 前記第3のリードは、前記第4のリードと交差する、請求項1に記載の集積回路のパッケージ。
- 前記第4のリードは、区分化され、第1および第2のセグメントと、前記第3のリードを越えて前記第1および第2のセグメントを接続するボンドワイヤとを備える、請求項2に記載の集積回路のパッケージ。
- 前記第3のリードの前記第2端は、前記第2のリードの前記第2端と前記第4のリードの前記第2端の間に配置される、請求項2に記載の集積回路のパッケージ。
- 前記第4のリードの前記第2端は、前記第3のリードの前記第2端と前記第2のリードの前記第2端の間に配置される、請求項2に記載の集積回路のパッケージ。
- 前記第3のリードは、第1のセクションと、第2のセクションと、前記中間セクションのうちの前記第1のセクションであって前記第1および第2のセクションを接続する該第1の中間セクションとを備え、前記第4のリードは、前記中間セクションのうち前記第2の中間セクションを備え、前記第1のセクションは、前記第4のリードの前記第1のセグメントと同一直線上にあり、前記第2のセクションは、前記第2のセグメントと同一直線上にある、請求項3に記載の集積回路のパッケージ。
- リードの前記第1の対の前記第2端および第2の対の前記第2端は、前記集積回路のダイから少なくとも第1の距離の間隔をあけられ、前記第5及び第6のリードは、前記集積回路のダイから第2の距離の間隔をあけられ、前記第1の距離は、前記第2の距離よりも長い、請求項1に記載の集積回路のパッケージ。
- 前記N本のボンドワイヤのうちの少なくとも1本は、第1および第2のボンドワイヤを備え、該第1および第2のボンドワイヤは、リードの前記第1および第2の対のうちの1つと前記集積回路のダイの前記N個のパッドのうちの1つとの間で、組み合わされて接続されている、請求項1に記載の集積回路のパッケージ。
- 3よりも大きい整数であるN個の隣接したパッドを備える集積回路のダイと、
第1および第2の配線を含む配線の第1の対、ならびに第3および第4の配線を含む配線の第2の対を備える基板であって、
前記第1、第2、第3および第4の配線は、前記集積回路のダイから間隔をあけられた第1端、および前記集積回路のダイに隣接した第2端を含み、配線の前記第1および第2の対は、差動信号を運び、配線の前記第2の対の前記第3の配線は、第1の極性を有し、配線の前記第2の対の前記第4の配線は、第2の極性を有し、前記第3の配線は、前記第1端において前記第4の配線の一方の側に配置され、前記第2端において前記第4の配線の反対側に配置される、該基板と、
前記第2端をN個のパッドに個別に接続するN個の接続部であり、前記第2端を前記N個のパッドに接続するN本のボンドワイヤを備える該N個の接続部と、
第5および第6の配線と、
前記集積回路のダイ上の第5および第6のパッドと、
前記第5および第6の配線を前記第5および第6のパッドに接続する第5および第6のボンドワイヤと、
を備え、
前記N本のボンドワイヤは、第1の長さを有し、前記第5および第6のボンドワイヤは、前記第1の長さよりも短い第2の長さを有し、前記第5および第6の配線は、第1の速度を有する信号を運び、配線の前記第1および第2の対は、前記第1の速度よりも高い第2の速度を有する信号を運ぶ、
集積回路のパッケージ。 - 前記第3の配線は、前記第4の配線と交差する、請求項9に記載の集積回路のパッケージ。
- 前記第4の配線は、第1および第2のセグメントを有する、請求項10に記載の集積回路のパッケージ。
- 前記第4の配線は、前記基板を貫通し前記第1のセグメントに通じる第1のビアと、前記基板を貫通し前記第2のセグメントに通じる第2のビアと、前記第1および第2のビアに通じる前記基板の反対側の配線とを備える、請求項11に記載の集積回路のパッケージ。
- 前記第3の配線の前記第2端は、前記第4の配線の前記第2端と前記第2の配線の前記第2端の間に配置される、請求項11に記載の集積回路のパッケージ。
- 前記第4の配線の前記第2端は、前記第3の配線の前記第2端と前記第2の配線の前記第2端の間に配置される、請求項11に記載の集積回路のパッケージ。
- 前記第3の配線は、第1のセクションと、第2のセクションと、前記第1および第2のセクションを接続する中間クロスオーバーセクションとを備える、請求項12に記載の集積回路のパッケージ。
- 前記第1のセクションは、前記第1のセグメントと同一直線上にあり、前記第2のセクションは、前記第2のセグメントと同一直線上にある、請求項15に記載の集積回路のパッケージ。
- 配線の前記第1の対の前記第2端および第2の対の前記第2端は、前記集積回路のダイから少なくとも第1の距離の間隔をあけられ、前記第5および第6の配線は、前記集積回路のダイから第2の距離の間隔をあけられ、前記第1の距離は、前記第2の距離よりも長い、請求項9に記載の集積回路のパッケージ。
- 前記N本のボンドワイヤのうちの少なくとも1本は、第1および第2のボンドワイヤを備え、該第1および第2のボンドワイヤは、前記第1、第2、第3および第4の配線のうちの少なくとも1つと前記集積回路のダイの前記N個のパッドのうちの少なくとも1つとの間で、組み合わされて接続されている、請求項9に記載の集積回路のパッケージ。
- 前記基板は、第1の導電面を含み、前記第4の配線は、第1および第2の配線セグメントと、前記基板を貫通して、前記第1のセグメントに通じる第1のビアと、前記基板を貫通して、前記第2のセグメントに通じる第2のビアと、前記第1の導電面と同一平面上にあり、該第1の導電面からは分離され、前記第1および第2のビアに通じるジャンパとを備える、請求項9に記載の集積回路のパッケージ。
- 前記第1の導電面は、接地平面、信号平面および電源平面のうちの1つを含む、請求項19に記載の集積回路のパッケージ。
Applications Claiming Priority (18)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US70170105P | 2005-07-22 | 2005-07-22 | |
US60/701,701 | 2005-07-22 | ||
US72227205P | 2005-09-30 | 2005-09-30 | |
US60/722,272 | 2005-09-30 | ||
US11/248,985 US20070018292A1 (en) | 2005-07-22 | 2005-10-12 | Packaging for high speed integrated circuits |
US11/248,985 | 2005-10-12 | ||
US11/472,904 | 2006-06-22 | ||
US11/472,697 | 2006-06-22 | ||
US11/472,953 | 2006-06-22 | ||
US11/472,697 US20070096277A1 (en) | 2005-07-22 | 2006-06-22 | Packaging for high speed integrated circuits |
US11/472,953 US20070018289A1 (en) | 2005-07-22 | 2006-06-22 | Packaging for high speed integrated circuits |
US11/472,904 US7884451B2 (en) | 2005-07-22 | 2006-06-22 | Packaging for high speed integrated circuits |
US11/473,702 | 2006-06-23 | ||
US11/473,631 US20070018293A1 (en) | 2005-07-22 | 2006-06-23 | Packaging for high speed integrated circuits |
US11/474,198 US20070018294A1 (en) | 2005-07-22 | 2006-06-23 | Packaging for high speed integrated circuits |
US11/473,631 | 2006-06-23 | ||
US11/473,702 US7638870B2 (en) | 2005-07-22 | 2006-06-23 | Packaging for high speed integrated circuits |
US11/474,198 | 2006-06-23 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2007043146A JP2007043146A (ja) | 2007-02-15 |
JP2007043146A5 JP2007043146A5 (ja) | 2009-09-03 |
JP5110814B2 true JP5110814B2 (ja) | 2012-12-26 |
Family
ID=37398828
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006194503A Expired - Fee Related JP5110814B2 (ja) | 2005-07-22 | 2006-07-14 | 高速集積回路用のパッケージング |
JP2006194500A Expired - Fee Related JP4764277B2 (ja) | 2005-07-22 | 2006-07-14 | 高速集積回路用のパッケージング |
JP2006194499A Expired - Fee Related JP5149493B2 (ja) | 2005-07-22 | 2006-07-14 | 高速集積回路用のパッケージング |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006194500A Expired - Fee Related JP4764277B2 (ja) | 2005-07-22 | 2006-07-14 | 高速集積回路用のパッケージング |
JP2006194499A Expired - Fee Related JP5149493B2 (ja) | 2005-07-22 | 2006-07-14 | 高速集積回路用のパッケージング |
Country Status (3)
Country | Link |
---|---|
EP (3) | EP1746648A3 (ja) |
JP (3) | JP5110814B2 (ja) |
SG (2) | SG129385A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015525344A (ja) * | 2012-06-28 | 2015-09-03 | インテル コーポレイション | 空気圧力センサを有する半導体パッケージ |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008218776A (ja) * | 2007-03-06 | 2008-09-18 | Renesas Technology Corp | 半導体装置 |
WO2010073832A1 (ja) * | 2008-12-26 | 2010-07-01 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 半導体パッケージ |
JP6190295B2 (ja) * | 2014-03-12 | 2017-08-30 | 株式会社東芝 | 半導体チップ、および半導体パッケージ |
CN115085706A (zh) * | 2021-03-11 | 2022-09-20 | 台达电子企业管理(上海)有限公司 | 开关模块 |
Family Cites Families (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3110339A (en) | 1962-01-02 | 1963-11-12 | Lawrence K Fickel | Ventilated pneumatic tire structure and method of fabricating the tire |
US3627901A (en) * | 1969-12-19 | 1971-12-14 | Texas Instruments Inc | Composite electronic device package-connector unit |
JPS5754354A (ja) * | 1980-09-18 | 1982-03-31 | Matsushita Electronics Corp | Handotaishusekikairosochi |
JPS6018944A (ja) | 1983-07-12 | 1985-01-31 | Nec Ic Microcomput Syst Ltd | 半導体集積回路装置のリ−ドフレ−ム |
JPS61127635U (ja) * | 1985-01-26 | 1986-08-11 | ||
JPS62140446A (ja) | 1985-12-16 | 1987-06-24 | Toshiba Corp | 樹脂封止型半導体装置 |
JPS63102233U (ja) * | 1986-12-22 | 1988-07-02 | ||
JPH03261152A (ja) * | 1990-03-10 | 1991-11-21 | Nec Corp | 半導体集積回路装置 |
JP2654291B2 (ja) * | 1991-12-18 | 1997-09-17 | 川崎製鉄株式会社 | 半導体装置用パッケージのリード配線 |
JPH05235245A (ja) * | 1992-02-26 | 1993-09-10 | Hitachi Ltd | 半導体集積回路装置 |
JPH05243472A (ja) * | 1992-02-27 | 1993-09-21 | Nec Ic Microcomput Syst Ltd | 半導体集積回路 |
JP2985479B2 (ja) * | 1992-03-04 | 1999-11-29 | 株式会社日立製作所 | 半導体メモリおよび半導体メモリモジュール |
US5214845A (en) * | 1992-05-11 | 1993-06-01 | Micron Technology, Inc. | Method for producing high speed integrated circuits |
JPH0645504A (ja) * | 1992-07-21 | 1994-02-18 | Miyazaki Oki Electric Co Ltd | 半導体装置 |
JPH06204390A (ja) * | 1993-01-07 | 1994-07-22 | Fujitsu Ltd | 半導体装置 |
JPH06342858A (ja) * | 1993-06-02 | 1994-12-13 | Sumitomo Electric Ind Ltd | ハイブリッド集積回路 |
JPH0745781A (ja) * | 1993-07-28 | 1995-02-14 | Dainippon Printing Co Ltd | 半導体装置及びそれに用いる多層リードフレーム |
JPH0786446A (ja) * | 1993-09-14 | 1995-03-31 | Toshiba Corp | Icパッケージ |
JPH08274215A (ja) * | 1995-03-31 | 1996-10-18 | Matsushita Electric Works Ltd | 半導体パッケージ |
US5646368A (en) * | 1995-11-30 | 1997-07-08 | International Business Machines Corporation | Printed circuit board with an integrated twisted pair conductor |
JP3301577B2 (ja) * | 1996-02-22 | 2002-07-15 | 日本特殊陶業株式会社 | 電子部品用パッケージ |
JPH1074791A (ja) * | 1996-08-30 | 1998-03-17 | Sumitomo Metal Ind Ltd | 半導体装置 |
JP2859223B2 (ja) * | 1996-10-29 | 1999-02-17 | 日本電気アイシーマイコンシステム株式会社 | 半導体装置 |
JPH10247717A (ja) * | 1997-03-04 | 1998-09-14 | Matsushita Electron Corp | 半導体装置 |
JP3480291B2 (ja) * | 1998-01-08 | 2003-12-15 | 日立電線株式会社 | 半導体装置及び電子装置 |
JPH11289042A (ja) * | 1998-01-23 | 1999-10-19 | Toshiba Electronic Engineering Corp | Icパッケ―ジ及びこれを使用した回路装置 |
US6509632B1 (en) * | 1998-01-30 | 2003-01-21 | Micron Technology, Inc. | Method of fabricating a redundant pinout configuration for signal enhancement in an IC package |
JP2001094032A (ja) * | 1999-09-21 | 2001-04-06 | Matsushita Electronics Industry Corp | 半導体装置 |
US6538336B1 (en) * | 2000-11-14 | 2003-03-25 | Rambus Inc. | Wirebond assembly for high-speed integrated circuits |
JP2002299645A (ja) * | 2001-03-29 | 2002-10-11 | Furukawa Electric Co Ltd:The | 光モジュール用リードフレームおよび光モジュール |
US6894398B2 (en) * | 2001-03-30 | 2005-05-17 | Intel Corporation | Insulated bond wire assembly for integrated circuits |
JP2003068780A (ja) * | 2001-08-30 | 2003-03-07 | Matsushita Electric Ind Co Ltd | 半導体装置 |
US6652318B1 (en) * | 2002-05-24 | 2003-11-25 | Fci Americas Technology, Inc. | Cross-talk canceling technique for high speed electrical connectors |
US6910092B2 (en) * | 2001-12-10 | 2005-06-21 | International Business Machines Corporation | Chip to chip interface for interconnecting chips |
JP2004063688A (ja) * | 2002-07-26 | 2004-02-26 | Mitsubishi Electric Corp | 半導体装置及び半導体アセンブリモジュール |
CN1723557A (zh) * | 2002-12-10 | 2006-01-18 | 皇家飞利浦电子股份有限公司 | 高密度封装的互连电源和地线条及其方法 |
JP2004221962A (ja) * | 2003-01-15 | 2004-08-05 | Seiko Epson Corp | Pll回路 |
US6828514B2 (en) * | 2003-01-30 | 2004-12-07 | Endicott Interconnect Technologies, Inc. | High speed circuit board and method for fabrication |
JP4137059B2 (ja) * | 2003-02-14 | 2008-08-20 | 株式会社ルネサステクノロジ | 電子装置および半導体装置 |
US6812580B1 (en) * | 2003-06-09 | 2004-11-02 | Freescale Semiconductor, Inc. | Semiconductor package having optimized wire bond positioning |
TWI224386B (en) * | 2003-07-22 | 2004-11-21 | Via Tech Inc | Multi-row wire bonding structure for high frequency integrated circuit |
US6992377B2 (en) * | 2004-02-26 | 2006-01-31 | Freescale Semiconductor, Inc. | Semiconductor package with crossing conductor assembly and method of manufacture |
JP3913228B2 (ja) * | 2004-04-12 | 2007-05-09 | 松下電器産業株式会社 | 樹脂封止型半導体装置及びその製造方法 |
-
2006
- 2006-07-06 EP EP06014061A patent/EP1746648A3/en not_active Withdrawn
- 2006-07-10 EP EP06014259A patent/EP1746649A3/en not_active Withdrawn
- 2006-07-10 EP EP06014260A patent/EP1746650A3/en not_active Withdrawn
- 2006-07-13 SG SG200604689A patent/SG129385A1/en unknown
- 2006-07-13 SG SG200604688A patent/SG129384A1/en unknown
- 2006-07-14 JP JP2006194503A patent/JP5110814B2/ja not_active Expired - Fee Related
- 2006-07-14 JP JP2006194500A patent/JP4764277B2/ja not_active Expired - Fee Related
- 2006-07-14 JP JP2006194499A patent/JP5149493B2/ja not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015525344A (ja) * | 2012-06-28 | 2015-09-03 | インテル コーポレイション | 空気圧力センサを有する半導体パッケージ |
Also Published As
Publication number | Publication date |
---|---|
SG129385A1 (en) | 2007-02-26 |
SG129384A1 (en) | 2007-02-26 |
JP5149493B2 (ja) | 2013-02-20 |
JP2007059885A (ja) | 2007-03-08 |
EP1746650A3 (en) | 2008-09-10 |
EP1746649A2 (en) | 2007-01-24 |
JP4764277B2 (ja) | 2011-08-31 |
EP1746648A2 (en) | 2007-01-24 |
EP1746650A2 (en) | 2007-01-24 |
EP1746648A3 (en) | 2008-09-03 |
JP2007043146A (ja) | 2007-02-15 |
JP2007059884A (ja) | 2007-03-08 |
EP1746649A3 (en) | 2008-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7638870B2 (en) | Packaging for high speed integrated circuits | |
US7675157B2 (en) | Thermal enhanced package | |
JP4808408B2 (ja) | マルチチップパッケージ、これに使われる半導体装置及びその製造方法 | |
US7911053B2 (en) | Semiconductor packaging with internal wiring bus | |
JP5734217B2 (ja) | 半導体装置 | |
JP5110814B2 (ja) | 高速集積回路用のパッケージング | |
US7482698B2 (en) | Semiconducting device with folded interposer | |
TWI741983B (zh) | 具有集中絕緣電線的封裝總成 | |
JP2018518828A5 (ja) | ||
TWI418012B (zh) | 用於高速積體電路之封裝 | |
US20160093599A1 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20090713 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090717 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120627 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120703 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120905 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120925 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20121009 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20151019 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5110814 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
LAPS | Cancellation because of no payment of annual fees | ||
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |