JP2016029697A - 配線基板、半導体装置及び配線基板の製造方法 - Google Patents
配線基板、半導体装置及び配線基板の製造方法 Download PDFInfo
- Publication number
- JP2016029697A JP2016029697A JP2014228803A JP2014228803A JP2016029697A JP 2016029697 A JP2016029697 A JP 2016029697A JP 2014228803 A JP2014228803 A JP 2014228803A JP 2014228803 A JP2014228803 A JP 2014228803A JP 2016029697 A JP2016029697 A JP 2016029697A
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- layer
- insulating layer
- metal
- hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims description 74
- 238000004519 manufacturing process Methods 0.000 title claims description 46
- 230000003746 surface roughness Effects 0.000 claims abstract description 56
- 230000000149 penetrating effect Effects 0.000 claims abstract 2
- 229910052751 metal Inorganic materials 0.000 claims description 352
- 239000002184 metal Substances 0.000 claims description 352
- 239000000758 substrate Substances 0.000 claims description 117
- 238000000034 method Methods 0.000 claims description 88
- 229920005989 resin Polymers 0.000 claims description 76
- 239000011347 resin Substances 0.000 claims description 76
- 238000007788 roughening Methods 0.000 claims description 63
- 230000001681 protective effect Effects 0.000 claims description 45
- 229920001187 thermosetting polymer Polymers 0.000 claims description 12
- 230000004888 barrier function Effects 0.000 claims description 11
- 239000007787 solid Substances 0.000 claims description 8
- 238000005498 polishing Methods 0.000 claims description 7
- 238000010030 laminating Methods 0.000 claims description 5
- 239000012212 insulator Substances 0.000 abstract 7
- 239000010410 layer Substances 0.000 description 1029
- 239000010408 film Substances 0.000 description 271
- 229910000679 solder Inorganic materials 0.000 description 63
- 230000008569 process Effects 0.000 description 54
- 239000000463 material Substances 0.000 description 47
- 239000010949 copper Substances 0.000 description 39
- 238000011282 treatment Methods 0.000 description 25
- 229910052802 copper Inorganic materials 0.000 description 22
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 21
- 238000005530 etching Methods 0.000 description 21
- 230000000694 effects Effects 0.000 description 18
- 239000010931 gold Substances 0.000 description 14
- 239000007788 liquid Substances 0.000 description 14
- 238000007747 plating Methods 0.000 description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 239000010936 titanium Substances 0.000 description 12
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 11
- 238000012986 modification Methods 0.000 description 11
- 230000004048 modification Effects 0.000 description 11
- 239000000654 additive Substances 0.000 description 10
- 239000003822 epoxy resin Substances 0.000 description 10
- 229920000647 polyepoxide Polymers 0.000 description 10
- 239000002335 surface treatment layer Substances 0.000 description 10
- 229910000881 Cu alloy Inorganic materials 0.000 description 9
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 8
- 239000012779 reinforcing material Substances 0.000 description 8
- 239000000243 solution Substances 0.000 description 8
- 238000012360 testing method Methods 0.000 description 8
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 7
- 229920001721 polyimide Polymers 0.000 description 7
- 239000009719 polyimide resin Substances 0.000 description 7
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 6
- 239000000945 filler Substances 0.000 description 6
- 238000009413 insulation Methods 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- 238000004544 sputter deposition Methods 0.000 description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 5
- 239000007864 aqueous solution Substances 0.000 description 5
- 238000009713 electroplating Methods 0.000 description 5
- 238000011156 evaluation Methods 0.000 description 5
- 239000011521 glass Substances 0.000 description 5
- 229910052719 titanium Inorganic materials 0.000 description 5
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 4
- 239000000956 alloy Substances 0.000 description 4
- ROOXNKNUYICQNP-UHFFFAOYSA-N ammonium persulfate Chemical compound [NH4+].[NH4+].[O-]S(=O)(=O)OOS([O-])(=O)=O ROOXNKNUYICQNP-UHFFFAOYSA-N 0.000 description 4
- 238000000059 patterning Methods 0.000 description 4
- 239000005011 phenolic resin Substances 0.000 description 4
- 238000007789 sealing Methods 0.000 description 4
- 229920000106 Liquid crystal polymer Polymers 0.000 description 3
- 239000004977 Liquid-crystal polymers (LCPs) Substances 0.000 description 3
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 230000000052 comparative effect Effects 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000011229 interlayer Substances 0.000 description 3
- 239000011259 mixed solution Substances 0.000 description 3
- 239000004745 nonwoven fabric Substances 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 238000009832 plasma treatment Methods 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- 239000002759 woven fabric Substances 0.000 description 3
- 239000004925 Acrylic resin Substances 0.000 description 2
- 229920000178 Acrylic resin Polymers 0.000 description 2
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 2
- 229910001870 ammonium persulfate Inorganic materials 0.000 description 2
- 230000003064 anti-oxidating effect Effects 0.000 description 2
- 239000004760 aramid Substances 0.000 description 2
- 229920003235 aromatic polyamide Polymers 0.000 description 2
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 239000011651 chromium Substances 0.000 description 2
- ORTQZVOHEJQUHG-UHFFFAOYSA-L copper(II) chloride Chemical compound Cl[Cu]Cl ORTQZVOHEJQUHG-UHFFFAOYSA-L 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 150000001925 cycloalkenes Chemical class 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 238000007772 electroless plating Methods 0.000 description 2
- 239000004744 fabric Substances 0.000 description 2
- 230000004907 flux Effects 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 230000012447 hatching Effects 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229920003986 novolac Polymers 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 230000000704 physical effect Effects 0.000 description 2
- 238000003672 processing method Methods 0.000 description 2
- 229920002050 silicone resin Polymers 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 229910052718 tin Inorganic materials 0.000 description 2
- 229910001020 Au alloy Inorganic materials 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 229910021578 Iron(III) chloride Inorganic materials 0.000 description 1
- 229910000990 Ni alloy Inorganic materials 0.000 description 1
- 229910003322 NiCu Inorganic materials 0.000 description 1
- 229910001252 Pd alloy Inorganic materials 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 229910001128 Sn alloy Inorganic materials 0.000 description 1
- 229910001069 Ti alloy Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- -1 ammonium chloride copper Chemical compound 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 238000005422 blasting Methods 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 230000008602 contraction Effects 0.000 description 1
- YOCUPQPZWBBYIX-UHFFFAOYSA-N copper nickel Chemical compound [Ni].[Cu] YOCUPQPZWBBYIX-UHFFFAOYSA-N 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 229960003280 cupric chloride Drugs 0.000 description 1
- XLJMAIOERFSOGZ-UHFFFAOYSA-M cyanate Chemical compound [O-]C#N XLJMAIOERFSOGZ-UHFFFAOYSA-M 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
- RBTARNINKXHZNM-UHFFFAOYSA-K iron trichloride Chemical compound Cl[Fe](Cl)Cl RBTARNINKXHZNM-UHFFFAOYSA-K 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 239000003755 preservative agent Substances 0.000 description 1
- 230000002335 preservative effect Effects 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13116—Lead [Pb] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/26175—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/32237—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81444—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81447—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/8149—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83104—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus by applying pressure, e.g. by injection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
- H01L23/49894—Materials of the insulating layers or coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
- H05K1/092—Dispersed materials, e.g. conductive pastes or inks
- H05K1/095—Dispersed materials, e.g. conductive pastes or inks for polymer thick films, i.e. having a permanent organic polymeric binder
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
- H05K1/114—Pad being close to via, but not surrounding the via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0195—Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09845—Stepped hole, via, edge, bump or conductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0392—Pretreatment of metal, e.g. before finish plating, etching
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0073—Masks not provided for in groups H05K3/02 - H05K3/46, e.g. for photomechanical production of patterned surfaces
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/382—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal
- H05K3/383—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal by microetching
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Geometry (AREA)
Abstract
【解決手段】配線基板10は、配線層22と、配線層22を被覆する絶縁層31と、絶縁層31を厚さ方向に貫通する貫通孔31Xを充填し、絶縁層31から露出された上端面32Aを有し、配線層22と電気的に接続されたビア配線32と、を有する配線構造11を有する。配線基板10は、絶縁層31の上面31A及びビア配線32の上端面32Aに形成され、表面の一部が粗化面53R,54Rに形成された配線層50と、絶縁層31上に積層され、配線層50を被覆する絶縁層61と、を有する配線構造12を有する。配線構造12の配線密度は、配線構造11の配線密度よりも高い。また、粗化面53R,54Rの表面粗度は、配線層22の表面粗度よりも小さい。
【選択図】図2
Description
以下、図1〜図16に従って第1実施形態を説明する。
図1に示すように、配線基板10は、配線構造11と、配線構造11の一方の側(ここでは、上側)に積層された配線構造12と、配線構造11の他方の側(ここでは、下側)に積層されたソルダレジスト層13とを有している。配線基板10の平面形状は、任意の形状及び任意の大きさとすることができる。例えば、配線基板10の平面形状は、20mm×20mm〜40mm×40mm程度の正方形状とすることができる。
配線構造11は、配線構造12よりも配線密度の低い配線層が形成された低密度配線層である。この配線構造11は、コア基板20と、コア基板20の上面20Aに積層された絶縁層31と、コア基板20の下面20Bに積層された絶縁層41とを有している。
絶縁層31は、配線層22を被覆するように、コア基板20の上面20Aに積層されている。絶縁層31の厚さは、例えば、コア基板20よりも薄く設定されている。例えば、絶縁層31の厚さは40〜75μm程度とすることができる。絶縁層31は、例えば、補強材入りの絶縁層であって、機械的強度(剛性や硬度等)の高い絶縁層である。また、絶縁層31の材料としては、例えば、補強材が含有されていない熱硬化性樹脂を主成分とする非感光性の絶縁性樹脂を用いることもできる。
配線構造12は、配線構造11の最上層に形成された絶縁層31の上面31Aに積層された配線構造である。配線構造12は、配線構造11よりも配線密度の高い配線層が形成された高密度配線層である。
配線層50は、例えば、同一平面上に、配線パターン50A〜50Cを有している。配線パターン50Aでは、金属層54の表面(上面及び側面)全面が粗化面54Rに形成され、金属膜53の側面全面が粗化面53Rに形成されている。これら粗化面53R,54Rの直下に形成された金属膜52は、その外縁部が粗化面53R,54Rよりも外側に突出するように形成されている。すなわち、配線パターン50Aの金属膜52は、粗化面53R,54Rよりも外側に突出して形成された突出部52Tを有している。この突出部52Tの上面は、粗化面53R,54Rから露出されている。なお、突出部52Tの幅(つまり、金属膜52の外縁部における突出量)は、例えば、0.1〜0.5μm程度とすることができる。
半導体装置100は、配線基板10と、一つ又は複数の半導体チップ101と、アンダーフィル樹脂105と、外部接続端子106とを有している。
次に、図6(a)に示す工程では、絶縁層31の上面31A全面及びビア配線32の上端面32A全面を被覆するようにシード層51を形成する。このシード層51は、例えば、スパッタ法により形成することができる。例えば、本工程では、絶縁層31の上面31Aが平滑面であるため、その上面31Aに対してスパッタ法によりシード層51を均一に形成することができ、シード層51の上面を平滑に形成することができる。このため、粗化面に対してスパッタ法によりシード層51を形成する場合に比べて、シード層51を薄く形成することができる。また、絶縁層31の上面31Aが平坦な面であるため、その上面31A上に微細な(高配線密度な)配線層を容易に形成することができる。
次いで、図11(a)及び図11(b)に示す工程では、絶縁層31の上面31A上に、配線層50の上面の一部を露出する貫通孔61Xを有する絶縁層61を形成する。このとき、図11(b)に示すように、配線層50の表面の一部に粗化面54R,53Rが形成されているため、配線層50の表面全面が平滑面である場合に比べて、絶縁層61と配線層50との密着性を向上させることができる。
次に、図15に示す工程では、配線構造11の最下層の配線層42の所要箇所に画定される外部接続用パッドP2を露出させるための開口部13Xを有するソルダレジスト層13を、絶縁層41の下面41Bに積層する。このとき、ソルダレジスト層13の厚さ(絶縁層41の下面41Bからソルダレジスト層13の下面までの厚さ)は、配線構造12の厚さ(絶縁層31の上面31Aから絶縁層65の上面までの厚さ)と等しい、又は配線構造12の厚さよりも厚く設定されている。ソルダレジスト層13は、感光性のフェノール系樹脂やポリイミド系樹脂からなる。このソルダレジスト層13は、例えば、感光性のソルダレジストフィルムをラミネートし、又は液状のソルダレジストを塗布し、当該レジストを所要の形状にパターニングすることにより形成することができる。これにより、ソルダレジスト層13の開口部13Xから配線層42の一部が外部接続用パッドP2として露出される。
次に、図15に示した構造体を、スライサー等を用いて切断線A2に沿って切断することにより、個片化された複数の配線基板10を得る。
図16に示す工程では、外部接続用パッドP2上に外部接続端子106を形成する。例えば、外部接続用パッドP2上に、適宜フラックスを塗布した後、外部接続端子106(ここでは、はんだボール)を搭載し、240〜260℃程度の温度でリフローして固定する。その後、表面を洗浄してフラックスを除去する。
(1)高密度配線構造である配線構造12内の配線層50,70,80の表面の一部を粗化面に形成した。これにより、配線層50,70,80の表面全面が平滑面である場合に比べて、配線層50,70,80と絶縁層61,63,65との密着性を向上させることができる。その一方で、粗化面を含む配線層50,70,80の表面の粗度を、低密度配線構造である配線構造11内の配線層22,23,42の表面の粗度よりも小さく設定した。これにより、粗化処理に起因して配線層50,70,80の抵抗が上昇することを好適に抑制できる。さらに、粗化処理を行った場合であっても、配線層50,70,80の平面形状を所望の形状に維持することができる。
以下、図17〜図19に従って第2実施形態について説明する。この実施形態では、配線構造12の製造方法が上記第1実施形態と異なっている。以下、第1実施形態との相違点を中心に説明する。先の図1〜図16に示した部材と同一の部材にはそれぞれ同一の符号を付して示し、それら各要素についての詳細な説明は省略する。
(7)貫通孔60X,61Xを充填して階段状の段差が形成されたビア配線を有する配線層70を形成するようにした。これにより、配線層70(ビア配線)と絶縁層60,61との接触面積を増加させることができるため、配線層70(ビア配線)と絶縁層60,61との密着性を向上させることができる。
・上記第2実施形態における2段構造の絶縁層60,61では、貫通孔61Xを貫通孔60Xの平面形状よりも大きく形成することにより、貫通孔60X,61X内に階段状の段差を形成するようにしたが、絶縁層60,61による2段構造はこれに限定されない。
(第3実施形態)
以下、図21〜図23に従って第3実施形態について説明する。この実施形態では、配線構造12の製造方法が上記第1実施形態と異なっている。以下、第1実施形態との相違点を中心に説明する。先の図1〜図20に示した部材と同一の部材にはそれぞれ同一の符号を付して示し、それら各要素についての詳細な説明は省略する。
(8)配線層50,70,80を、金属膜52,72,82の外縁部に突出部52T,72T,82Tが形成された配線パターンのみから構成するようにした。これにより、配線層50,70,80にエレクトロマイグレーションが発生することを好適に抑制することができる。
(第4実施形態)
以下、図25〜図28に従って第4実施形態について説明する。この実施形態では、配線構造12の製造方法が上記第1実施形態と異なっている。以下、第1実施形態との相違点を中心に説明する。先の図1〜図24に示した部材と同一の部材にはそれぞれ同一の符号を付して示し、それら各要素についての詳細な説明は省略する。
続いて、図27(b)に示す工程では、絶縁層31の上面31A上に、配線層50の上面の一部を露出する貫通孔61Xを有する絶縁層61を形成する。このとき、配線層50の表面の一部に粗化面54R,53Rが形成されているため、配線層50の表面全面が平滑面である場合に比べて、絶縁層61と配線層50との密着性を向上させることができる。
以上説明した実施形態によれば、第1実施形態の(1)〜(6)の効果に加えて以下の効果を奏することができる。
なお、上記第1〜第4実施形態は、これを適宜変更した以下の態様にて実施することもできる。
例えば図31(a)に示すように、配線層50が有する粗化面54R,53Rを被覆するように保護膜55を形成してもよい。この場合の保護膜55の表面(上面及び側面)は、粗化面54R,53Rの凹凸に倣って粗化面55Rに形成されている。このため、粗化面55Rの粗度は、例えば粗化面54R,53Rの粗度と同様に、100〜150nm程度となる。このような保護膜55を形成することにより、絶縁層61と配線層50との密着性を向上させることができる。以下に、粗化面54R,53R上に保護膜55としてAl2O3膜を形成した場合の製造方法について説明する。
以下、図34に従って第5実施形態について説明する。この実施形態の配線基板10Aは、配線構造11が配線構造11Aに置換された点が上記第1実施形態と異なっている。以下、第1実施形態との相違点を中心に説明する。先の図1〜図32に示した部材と同一の部材にはそれぞれ同一の符号を付して示し、それら各要素についての詳細な説明は省略する。
(第6実施形態)
以下、図35に従って第6実施形態を説明する。この実施形態の配線基板10Bは、配線構造11が配線構造11Bに置換され、配線構造12が配線構造12Bに置換された点が上記第1実施形態と異なっている。以下、第1実施形態との相違点を中心に説明する。なお、先の図1〜図34に示した部材と同一の部材にはそれぞれ同一の符号を付して示し、それら各要素についての詳細な説明は省略する。
以下、図36に従って第7実施形態を説明する。この実施形態の配線基板10Cは、最上層の配線層の構造が上記第5実施形態と異なっている。以下、第5実施形態との相違点を中心に説明する。なお、先の図1〜図35に示した部材と同一の部材にはそれぞれ同一の符号を付して示し、それら各要素についての詳細な説明は省略する。
次に、図37〜図39に従って、配線基板10Cの適用例について説明する。
まず、図37に従って、配線基板10Cに他の半導体パッケージ200を搭載した半導体装置120について説明する。
半導体パッケージ200は、配線基板210と、その配線基板210に実装された一つ又は複数の半導体チップ220と、配線基板210と半導体チップ220との間に形成されたアンダーフィル樹脂225とを有している。
半導体チップ220は、以上説明した配線基板210にフリップチップ実装されている。すなわち、半導体チップ220の回路形成面(図37では、下面)に配設されたバンプ221をパッドP5に接合することにより、半導体チップ220は、バンプ221を介して配線層214と電気的に接続されている。このようにフリップチップ接合された配線基板210と半導体チップ220との隙間には、アンダーフィル樹脂225が形成されている。
次に、図38に従って、配線基板10Cを電子部品内蔵基板121に適用した場合について説明する。
(適用例3)
次に、図39に従って、電子部品内蔵基板121に、他の半導体パッケージ300を搭載した半導体装置122について説明する。
半導体パッケージ300は、配線基板310と、その配線基板310に実装された一つ又は複数の半導体チップ320と、配線基板310と半導体チップ320との間に形成されたアンダーフィル樹脂325とを有している。
半導体チップ320は、以上説明した配線基板310にフリップチップ実装されている。すなわち、半導体チップ320の回路形成面(図39では、下面)に配設されたバンプ321をパッドP7に接合することにより、半導体チップ320は、バンプ321を介して配線層314と電気的に接続されている。このようにフリップチップ接合された配線基板310と半導体チップ320との隙間には、アンダーフィル樹脂325が形成されている。
なお、上記各実施形態は、これを適宜変更した以下の態様にて実施することもできる。
・上記各実施形態及び上記各変形例を適宜組み合わせるようにしてもよい。例えば、第5実施形態の配線構造11A上に、第2〜第4実施形態の製造方法で製造された配線構造12を積層するようにしてもよい。また、上記第1〜第4実施形態及びそれら変形例の配線基板10、又は第6実施形態の配線基板10Bにおける最上層の配線層に、第7実施形態の配線基板10Cと同様に、接続パッドP3を設けるようにしてもよい。
・上記各実施形態及び上記各変形例における配線構造12,12Bにおける配線層50,70,80,90及び絶縁層60〜65の層数や配線の取り回しなどは様々に変形・変更することが可能である。
11,11A,11B 配線構造
12,12B 配線構造
13 ソルダレジスト層
20 コア基板
22,23,34,36,42,44,46,48 配線層
31,33,35,37,41,43,45,47 絶縁層
31A 上面
31X 貫通孔
32 ビア配線
32A 上端面
50,70,80,90,95 配線層
50A〜50C,70A〜70C,80A〜80C 配線パターン
51,71,81,91 シード層
52,72,82,92 金属膜(金属バリア膜)
53,73,83,93 金属膜
54,74,84,94 金属層
53R,54R,73R,74R,83R,84R 粗化面
53S,54S,73S,74S,83S,84S 平滑面
55,75,85 保護膜
61,63,65 絶縁層
60,62,64 絶縁層
61X,63X,65X 貫通孔
60X,62X,64X 貫通孔
100,120,122 半導体装置
101 半導体チップ
110 導電層
112 レジスト層
112X 開口パターン
Claims (12)
- 第1配線層と、前記第1配線層を被覆する第1絶縁層と、前記第1絶縁層を厚さ方向に貫通して前記第1配線層の上面を露出する第1貫通孔を充填し、前記第1絶縁層から露出された上端面を有するビア配線と、を含む第1配線構造と、
前記第1絶縁層の上面及び前記ビア配線の上端面に形成され、表面の一部が粗化面に形成された第2配線層と、前記第1絶縁層上に積層され、前記第2配線層を被覆する第2絶縁層と、を含む第2配線構造と、を有し、
前記第2配線構造の配線密度は、前記第1配線構造の配線密度よりも高く、
前記粗化面の表面粗度は、前記第1配線層の表面粗度よりも小さいことを特徴とする配線基板。 - 前記第2配線層は、前記第1絶縁層の上面に形成された金属バリア膜と前記金属バリア膜上に形成された金属膜と含むシード層と、前記シード層上に形成された金属層とを有し、
前記第2配線層は、
前記金属膜及び前記金属層の側面が、前記粗化面よりも表面粗度の小さい平滑面に形成され、前記金属バリア膜の側面が、前記平滑面と面一となるように、又は前記平滑面よりも内側に後退するように形成された第1配線パターンを有することを特徴とする請求項1に記載の配線基板。 - 前記第1配線パターンの平滑面上に保護膜が形成されていることを特徴とする請求項2に記載の配線基板。
- 前記第2配線層は、
前記金属膜及び前記金属層の側面が前記粗化面に形成され、前記金属バリア膜の外縁部が前記金属膜及び前記金属層の側面よりも外側に突出された第2配線パターンを有することを特徴とする請求項2又は3に記載の配線基板。 - 前記第2配線層は、
前記金属膜の側面及び前記金属層の表面が前記粗化面と前記平滑面との双方を有する第3配線パターンを有することを特徴とする請求項2〜4のいずれか一項に記載の配線基板。 - 前記第2配線層は、前記第1絶縁層の上面に形成された金属バリア膜と前記金属バリア膜上に形成された金属膜と含むシード層と、前記シード層上に形成された金属層とを有し、
前記第2配線層は、前記金属膜の側面全面及び前記金属層の表面全面が前記粗化面に形成され、前記金属バリア膜の外縁部が前記金属膜及び前記金属層の側面よりも外側に突出された配線パターンのみを有することを特徴とする請求項1に記載の配線基板。 - 前記第2配線構造は、
前記第1絶縁層上に前記第2配線層を被覆するように積層され、前記第2配線層の一部を露出する第2貫通孔を有する第3絶縁層と、
前記第1絶縁層上に前記第3絶縁層及び前記第2配線層を被覆するように積層され、前記第2貫通孔と平面視で重なる位置に前記第2貫通孔よりも平面形状の大きい第3貫通孔が形成された前記第2絶縁層と、
前記第2貫通孔及び前記第3貫通孔を充填するビア配線を有し、前記第2配線層と電気的に接続され、前記第2絶縁層上に積層された第3配線層と、を有することを特徴とする請求項1〜6のいずれか一項に記載の配線基板。 - 前記第1絶縁層は、熱硬化性樹脂を主成分とする非感光性の絶縁性樹脂からなる絶縁層であり、
前記第2絶縁層は、感光性樹脂を主成分とする絶縁層であって、前記第1絶縁層よりも薄い絶縁層であることを特徴とする請求項1〜7の何れか一項に記載の配線基板。 - 請求項1〜8の何れか一項に記載の配線基板と、
前記第2配線構造の最上層の配線層にフリップチップ実装された半導体チップと、
を有することを特徴とする半導体装置。 - 第1配線構造を形成する工程と、
前記第1配線構造の上面に、前記第1配線構造よりも配線密度の高い第2配線構造を積層する工程と、を有し、
前記第1配線構造を形成する工程は、
第1配線層を被覆する第1絶縁層を形成する工程と、
前記第1絶縁層を厚さ方向に貫通し、前記第1配線層の上面を露出する第1貫通孔を形成する工程と、
前記第1貫通孔を充填するとともに、前記第1絶縁層の上面を被覆する導電層を形成する工程と、
前記導電層と前記第1絶縁層の上面とを研磨することにより、前記第1絶縁層の上面を平滑化するとともに、前記第1絶縁層から露出する上端面を有するビア配線を形成する工程と、を有し、
前記第2配線構造を積層する工程は、
前記第1絶縁層の上面及び前記ビア配線の上端面に、金属バリア膜と、金属膜と、金属層とが順に積層された第2配線層を形成する工程と、
前記金属バリア膜に対して前記金属膜及び前記金属層の表面を選択的に粗化する粗化工程と、
前記第1絶縁層の上面に、前記第2配線層を被覆する第2絶縁層を形成する工程と、を有し、
前記粗化工程では、前記金属膜及び前記金属層の表面の粗度が、前記第1配線層の表面の粗度よりも小さくなる範囲内で粗化が行われることを特徴とする配線基板の製造方法。 - 前記粗化工程は、
前記第2配線層のうち、ランド及びベタパターンを含む領域における第2配線層を露出する開口パターンを有するレジスト層を前記第1絶縁層上に形成する工程と、
前記開口パターンから露出された前記金属膜及び前記金属層の表面を粗化する工程と、
前記レジスト層を除去する工程と、を有することを特徴とする請求項10に記載の配線基板の製造方法。 - 前記粗化工程は、
前記第2配線層のうち、ランド及びベタパターンを含む領域における第2配線層を露出する第2貫通孔を有する第3絶縁層を前記第1絶縁層上に形成する工程と、
前記第2貫通孔から露出された前記金属膜及び前記金属層の表面を粗化する工程と、を有し、
前記第2絶縁層を形成する工程では、前記第3絶縁層及び前記第2配線層を被覆し、前記第2貫通孔と平面視で重なる位置に前記第2貫通孔よりも平面形状の大きい第3貫通孔を有する前記第2絶縁層を前記第1絶縁層上に形成し、
前記第2絶縁層を形成する工程の後に、前記第2貫通孔及び前記第3貫通孔を充填するビア配線を有し、前記第2配線層と電気的に接続される第3配線層を形成する工程を有することを特徴とする請求項10に記載の配線基板の製造方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014228803A JP6324876B2 (ja) | 2014-07-16 | 2014-11-11 | 配線基板、半導体装置及び配線基板の製造方法 |
US14/791,670 US9875957B2 (en) | 2014-07-16 | 2015-07-06 | Wiring substrate and semiconductor device |
US15/866,686 US10366949B2 (en) | 2014-07-16 | 2018-01-10 | Wiring substrate and semiconductor device |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014146231 | 2014-07-16 | ||
JP2014146231 | 2014-07-16 | ||
JP2014228803A JP6324876B2 (ja) | 2014-07-16 | 2014-11-11 | 配線基板、半導体装置及び配線基板の製造方法 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2016029697A true JP2016029697A (ja) | 2016-03-03 |
JP2016029697A5 JP2016029697A5 (ja) | 2017-08-03 |
JP6324876B2 JP6324876B2 (ja) | 2018-05-16 |
Family
ID=55075195
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2014228803A Active JP6324876B2 (ja) | 2014-07-16 | 2014-11-11 | 配線基板、半導体装置及び配線基板の製造方法 |
Country Status (2)
Country | Link |
---|---|
US (2) | US9875957B2 (ja) |
JP (1) | JP6324876B2 (ja) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017163027A (ja) * | 2016-03-10 | 2017-09-14 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
JP2018037461A (ja) * | 2016-08-29 | 2018-03-08 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
CN108633175A (zh) * | 2017-03-23 | 2018-10-09 | 欣兴电子股份有限公司 | 线路板堆叠结构及其制作方法 |
CN108633174A (zh) * | 2017-03-23 | 2018-10-09 | 欣兴电子股份有限公司 | 线路板堆叠结构及其制作方法 |
JP2019212693A (ja) * | 2018-05-31 | 2019-12-12 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
US10685922B2 (en) | 2017-05-09 | 2020-06-16 | Unimicron Technology Corp. | Package structure with structure reinforcing element and manufacturing method thereof |
US10714448B2 (en) | 2017-05-09 | 2020-07-14 | Unimicron Technology Corp. | Chip module with porous bonding layer and stacked structure with porous bonding layer |
US11013103B2 (en) | 2017-05-09 | 2021-05-18 | Unimicron Technology Corp. | Method for forming circuit board stacked structure |
WO2021140971A1 (ja) * | 2020-01-08 | 2021-07-15 | パナソニックIpマネジメント株式会社 | 配線体の製造方法、パターン版、及び配線体 |
KR102460218B1 (ko) * | 2021-08-30 | 2022-10-27 | 신웅철 | 인쇄회로기판 제조방법 |
JP7382170B2 (ja) | 2019-08-02 | 2023-11-16 | ローム株式会社 | 半導体装置 |
JP7515418B2 (ja) | 2021-01-07 | 2024-07-12 | 日本特殊陶業株式会社 | 配線基板および配線基板の製造方法 |
Families Citing this family (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6341714B2 (ja) | 2014-03-25 | 2018-06-13 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
JP6661232B2 (ja) * | 2016-03-01 | 2020-03-11 | 新光電気工業株式会社 | 配線基板、半導体装置、配線基板の製造方法及び半導体装置の製造方法 |
JP6594264B2 (ja) * | 2016-06-07 | 2019-10-23 | 新光電気工業株式会社 | 配線基板及び半導体装置、並びにそれらの製造方法 |
WO2018070329A1 (ja) * | 2016-10-12 | 2018-04-19 | 住友電工プリントサーキット株式会社 | プリント配線板及びその製造方法 |
US10950535B2 (en) | 2017-05-09 | 2021-03-16 | Unimicron Technology Corp. | Package structure and method of manufacturing the same |
TWI685284B (zh) * | 2018-12-11 | 2020-02-11 | 欣興電子股份有限公司 | 封裝結構及其製造方法 |
US10643936B2 (en) * | 2017-05-31 | 2020-05-05 | Dyi-chung Hu | Package substrate and package structure |
JP6989603B2 (ja) * | 2017-06-07 | 2022-01-05 | 日本特殊陶業株式会社 | 配線基板、及び配線基板の製造方法 |
TWI640068B (zh) * | 2017-11-30 | 2018-11-01 | 矽品精密工業股份有限公司 | 電子封裝件及其製法 |
WO2020000414A1 (en) * | 2018-06-29 | 2020-01-02 | Intel Corporation | Coupling mechanisms for substrates, semiconductor packages, and/or printed circuit boards |
US10622292B2 (en) | 2018-07-06 | 2020-04-14 | Qualcomm Incorporated | High density interconnects in an embedded trace substrate (ETS) comprising a core layer |
KR102543186B1 (ko) * | 2018-11-23 | 2023-06-14 | 삼성전자주식회사 | 반도체 패키지 |
KR20200067453A (ko) * | 2018-12-04 | 2020-06-12 | 삼성전기주식회사 | 인쇄회로기판 및 그 제조방법 |
JP7145068B2 (ja) * | 2018-12-28 | 2022-09-30 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
US11342256B2 (en) | 2019-01-24 | 2022-05-24 | Applied Materials, Inc. | Method of fine redistribution interconnect formation for advanced packaging applications |
JP2020161727A (ja) * | 2019-03-27 | 2020-10-01 | イビデン株式会社 | 配線基板 |
US10978417B2 (en) * | 2019-04-29 | 2021-04-13 | Advanced Semiconductor Engineering, Inc. | Wiring structure and method for manufacturing the same |
US11069605B2 (en) * | 2019-04-30 | 2021-07-20 | Advanced Semiconductor Engineering, Inc. | Wiring structure having low and high density stacked structures |
IT201900006740A1 (it) | 2019-05-10 | 2020-11-10 | Applied Materials Inc | Procedimenti di strutturazione di substrati |
IT201900006736A1 (it) | 2019-05-10 | 2020-11-10 | Applied Materials Inc | Procedimenti di fabbricazione di package |
CN113994770A (zh) * | 2019-05-31 | 2022-01-28 | 凸版印刷株式会社 | 多层配线基板及其制造方法 |
US11931855B2 (en) | 2019-06-17 | 2024-03-19 | Applied Materials, Inc. | Planarization methods for packaging substrates |
KR102669257B1 (ko) * | 2019-07-12 | 2024-05-28 | 삼성전자주식회사 | 패키지 기판 및 이를 포함하는 반도체 패키지 |
JP2021027167A (ja) * | 2019-08-05 | 2021-02-22 | イビデン株式会社 | 配線基板 |
US11862546B2 (en) | 2019-11-27 | 2024-01-02 | Applied Materials, Inc. | Package core assembly and fabrication methods |
JP7431865B2 (ja) * | 2020-01-30 | 2024-02-15 | 京セラ株式会社 | 配線基板 |
JP2021129048A (ja) * | 2020-02-14 | 2021-09-02 | イビデン株式会社 | 配線基板の製造方法及び配線基板 |
US11257790B2 (en) | 2020-03-10 | 2022-02-22 | Applied Materials, Inc. | High connectivity device stacking |
TWI720847B (zh) * | 2020-03-17 | 2021-03-01 | 欣興電子股份有限公司 | 晶片封裝結構及其製作方法 |
US11454884B2 (en) | 2020-04-15 | 2022-09-27 | Applied Materials, Inc. | Fluoropolymer stamp fabrication method |
US11400545B2 (en) | 2020-05-11 | 2022-08-02 | Applied Materials, Inc. | Laser ablation for package fabrication |
US11257742B2 (en) * | 2020-07-02 | 2022-02-22 | Advanced Semiconductor Engineering, Inc. | Wiring structure and method for manufacturing the same |
US11232951B1 (en) | 2020-07-14 | 2022-01-25 | Applied Materials, Inc. | Method and apparatus for laser drilling blind vias |
US11676832B2 (en) | 2020-07-24 | 2023-06-13 | Applied Materials, Inc. | Laser ablation system for package fabrication |
US11355426B2 (en) * | 2020-07-31 | 2022-06-07 | Advanced Semiconductor Engineering, Inc. | Wiring structure and method for manufacturing the same |
KR20220040732A (ko) * | 2020-09-24 | 2022-03-31 | 삼성전기주식회사 | 인쇄회로기판 |
US12033930B2 (en) * | 2020-09-25 | 2024-07-09 | Intel Corporation | Selectively roughened copper architectures for low insertion loss conductive features |
US11521937B2 (en) | 2020-11-16 | 2022-12-06 | Applied Materials, Inc. | Package structures with built-in EMI shielding |
US11404318B2 (en) | 2020-11-20 | 2022-08-02 | Applied Materials, Inc. | Methods of forming through-silicon vias in substrates for advanced packaging |
JP2022175730A (ja) * | 2021-05-14 | 2022-11-25 | イビデン株式会社 | 配線基板及び配線基板の製造方法 |
US11705365B2 (en) | 2021-05-18 | 2023-07-18 | Applied Materials, Inc. | Methods of micro-via formation for advanced packaging |
JP2022187865A (ja) * | 2021-06-08 | 2022-12-20 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
US20230073823A1 (en) * | 2021-09-09 | 2023-03-09 | Qualcomm Incorporated | Package comprising a substrate with high-density interconnects |
TWI824303B (zh) * | 2021-09-23 | 2023-12-01 | 欣興電子股份有限公司 | 電路板線路結構改良方法及電路板線路改良結構 |
TWI781049B (zh) | 2022-01-24 | 2022-10-11 | 欣興電子股份有限公司 | 電路板結構及其製作方法 |
TWI825648B (zh) * | 2022-03-31 | 2023-12-11 | 欣興電子股份有限公司 | 電路板及其製造方法 |
US20240047229A1 (en) * | 2022-08-02 | 2024-02-08 | Advanced Micro Devices, Inc. | Organic package core for a substrate with high density plated holes |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007317900A (ja) * | 2006-05-26 | 2007-12-06 | Nitto Denko Corp | 配線回路基板およびその製造方法 |
JP2012094734A (ja) * | 2010-10-28 | 2012-05-17 | Shinko Electric Ind Co Ltd | 配線基板及びその製造方法 |
JP2014096581A (ja) * | 2012-11-12 | 2014-05-22 | Samsung Electro-Mechanics Co Ltd | 回路基板およびその製造方法 |
JP2014225631A (ja) * | 2013-04-17 | 2014-12-04 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0844809B1 (en) * | 1996-11-20 | 2011-08-17 | Ibiden Co, Ltd. | Solder resist composition and printed circuit boards |
JP2003023252A (ja) | 2001-07-10 | 2003-01-24 | Ibiden Co Ltd | 多層プリント配線板 |
JP5191074B2 (ja) | 2001-07-10 | 2013-04-24 | イビデン株式会社 | 多層プリント配線板 |
US6596384B1 (en) * | 2002-04-09 | 2003-07-22 | International Business Machines Corporation | Selectively roughening conductors for high frequency printed wiring boards |
JP2004342988A (ja) * | 2003-05-19 | 2004-12-02 | Shinko Electric Ind Co Ltd | 半導体パッケージの製造方法、及び半導体装置の製造方法 |
JP4341588B2 (ja) * | 2005-06-09 | 2009-10-07 | 株式会社デンソー | 多層基板及びその製造方法 |
WO2011089936A1 (ja) * | 2010-01-22 | 2011-07-28 | 日本電気株式会社 | 機能素子内蔵基板及び配線基板 |
JP5566720B2 (ja) * | 2010-02-16 | 2014-08-06 | 日本特殊陶業株式会社 | 多層配線基板及びその製造方法 |
JP5725962B2 (ja) * | 2010-04-27 | 2015-05-27 | 京セラ株式会社 | 配線基板の製造方法及びその実装構造体の製造方法 |
JP2012216773A (ja) * | 2011-03-29 | 2012-11-08 | Shinko Electric Ind Co Ltd | 配線基板及びその製造方法 |
-
2014
- 2014-11-11 JP JP2014228803A patent/JP6324876B2/ja active Active
-
2015
- 2015-07-06 US US14/791,670 patent/US9875957B2/en active Active
-
2018
- 2018-01-10 US US15/866,686 patent/US10366949B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007317900A (ja) * | 2006-05-26 | 2007-12-06 | Nitto Denko Corp | 配線回路基板およびその製造方法 |
JP2012094734A (ja) * | 2010-10-28 | 2012-05-17 | Shinko Electric Ind Co Ltd | 配線基板及びその製造方法 |
JP2014096581A (ja) * | 2012-11-12 | 2014-05-22 | Samsung Electro-Mechanics Co Ltd | 回路基板およびその製造方法 |
JP2014225631A (ja) * | 2013-04-17 | 2014-12-04 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017163027A (ja) * | 2016-03-10 | 2017-09-14 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
US10262946B2 (en) | 2016-08-29 | 2019-04-16 | Shinko Electric Industries Co., Ltd. | Wiring substrate and semiconductor device |
JP2018037461A (ja) * | 2016-08-29 | 2018-03-08 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
CN108633174B (zh) * | 2017-03-23 | 2020-08-18 | 欣兴电子股份有限公司 | 线路板堆叠结构及其制作方法 |
CN108633175A (zh) * | 2017-03-23 | 2018-10-09 | 欣兴电子股份有限公司 | 线路板堆叠结构及其制作方法 |
CN108633174A (zh) * | 2017-03-23 | 2018-10-09 | 欣兴电子股份有限公司 | 线路板堆叠结构及其制作方法 |
US11013103B2 (en) | 2017-05-09 | 2021-05-18 | Unimicron Technology Corp. | Method for forming circuit board stacked structure |
US10714448B2 (en) | 2017-05-09 | 2020-07-14 | Unimicron Technology Corp. | Chip module with porous bonding layer and stacked structure with porous bonding layer |
US10685922B2 (en) | 2017-05-09 | 2020-06-16 | Unimicron Technology Corp. | Package structure with structure reinforcing element and manufacturing method thereof |
US10957658B2 (en) | 2017-05-09 | 2021-03-23 | Unimicron Technology Corp. | Package structure with structure reinforcing element and manufacturing method thereof |
US11410940B2 (en) | 2017-05-09 | 2022-08-09 | Unimicron Technology Corp. | Package structure with structure reinforcing element and manufacturing method thereof |
JP2019212693A (ja) * | 2018-05-31 | 2019-12-12 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
US11404362B2 (en) | 2018-05-31 | 2022-08-02 | Shinko Electric Industries Co., Ltd. | Wiring substrate and semiconductor device |
JP7430481B2 (ja) | 2018-05-31 | 2024-02-13 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
JP7382170B2 (ja) | 2019-08-02 | 2023-11-16 | ローム株式会社 | 半導体装置 |
WO2021140971A1 (ja) * | 2020-01-08 | 2021-07-15 | パナソニックIpマネジメント株式会社 | 配線体の製造方法、パターン版、及び配線体 |
JP7515418B2 (ja) | 2021-01-07 | 2024-07-12 | 日本特殊陶業株式会社 | 配線基板および配線基板の製造方法 |
KR102460218B1 (ko) * | 2021-08-30 | 2022-10-27 | 신웅철 | 인쇄회로기판 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
US20180166372A1 (en) | 2018-06-14 |
JP6324876B2 (ja) | 2018-05-16 |
US20160020163A1 (en) | 2016-01-21 |
US9875957B2 (en) | 2018-01-23 |
US10366949B2 (en) | 2019-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6324876B2 (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
JP6298722B2 (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
JP6375121B2 (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
JP6158676B2 (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
US9257386B2 (en) | Wiring substrate and semiconductor device | |
JP6584939B2 (ja) | 配線基板、半導体パッケージ、半導体装置、配線基板の製造方法及び半導体パッケージの製造方法 | |
US9313904B2 (en) | Wiring board and method of manufacturing wiring board | |
JP6375159B2 (ja) | 配線基板、半導体パッケージ | |
JP6661232B2 (ja) | 配線基板、半導体装置、配線基板の製造方法及び半導体装置の製造方法 | |
JP6247032B2 (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
JP7202784B2 (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
JP5547615B2 (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
US9565775B2 (en) | Wiring board, semiconductor device, and method of manufacturing wiring board | |
US10340238B2 (en) | Wiring substrate and semiconductor device | |
US9392684B2 (en) | Wiring substrate and method for manufacturing wiring substrate | |
JP2018037461A (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
JP6341714B2 (ja) | 配線基板及びその製造方法 | |
JP6368635B2 (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
US10074601B2 (en) | Wiring substrate and semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170619 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20170619 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20180214 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180320 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20180411 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6324876 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |