JP2010250921A - 半導体メモリ装置及びそのリフレッシュ制御方法 - Google Patents
半導体メモリ装置及びそのリフレッシュ制御方法 Download PDFInfo
- Publication number
- JP2010250921A JP2010250921A JP2009178341A JP2009178341A JP2010250921A JP 2010250921 A JP2010250921 A JP 2010250921A JP 2009178341 A JP2009178341 A JP 2009178341A JP 2009178341 A JP2009178341 A JP 2009178341A JP 2010250921 A JP2010250921 A JP 2010250921A
- Authority
- JP
- Japan
- Prior art keywords
- refresh
- signal
- source
- write
- semiconductor memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 89
- 238000000034 method Methods 0.000 title claims abstract description 24
- 230000015654 memory Effects 0.000 claims abstract description 81
- 230000004044 response Effects 0.000 claims description 101
- 230000003213 activating effect Effects 0.000 claims description 6
- 230000005540 biological transmission Effects 0.000 claims description 5
- 230000000903 blocking effect Effects 0.000 claims description 2
- 230000008859 change Effects 0.000 claims description 2
- 238000005516 engineering process Methods 0.000 abstract description 13
- 238000010586 diagram Methods 0.000 description 15
- 239000003990 capacitor Substances 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- 230000010354 integration Effects 0.000 description 3
- 210000000746 body region Anatomy 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 230000009849 deactivation Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4087—Address decoders, e.g. bit - or word line decoders; Multiple line decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4094—Bit-line management or control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C2211/4016—Memory devices with silicon-on-insulator cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C2211/406—Refreshing of dynamic cells
- G11C2211/4065—Low level details of refresh operations
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Databases & Information Systems (AREA)
- Dram (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020090032364A KR101080200B1 (ko) | 2009-04-14 | 2009-04-14 | 반도체 메모리 장치 및 그 리프레쉬 제어 방법 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2010250921A true JP2010250921A (ja) | 2010-11-04 |
| JP2010250921A5 JP2010250921A5 (enExample) | 2012-09-13 |
Family
ID=42934283
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009178341A Pending JP2010250921A (ja) | 2009-04-14 | 2009-07-30 | 半導体メモリ装置及びそのリフレッシュ制御方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US8169847B2 (enExample) |
| JP (1) | JP2010250921A (enExample) |
| KR (1) | KR101080200B1 (enExample) |
| CN (1) | CN101866684B (enExample) |
| TW (1) | TWI494920B (enExample) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103093807B (zh) * | 2011-11-02 | 2015-08-26 | 华邦电子股份有限公司 | 随机存取存储器及其刷新控制器 |
| CN104217746B (zh) * | 2013-05-30 | 2017-04-12 | 华邦电子股份有限公司 | 参考存储胞的偏压产生器及偏压提供方法 |
| US9123414B2 (en) | 2013-11-22 | 2015-09-01 | Micron Technology, Inc. | Memory systems and memory programming methods |
| US9336875B2 (en) | 2013-12-16 | 2016-05-10 | Micron Technology, Inc. | Memory systems and memory programming methods |
| KR102381046B1 (ko) * | 2015-10-26 | 2022-03-31 | 에스케이하이닉스 주식회사 | 비휘발성 메모리 장치 |
| US10714166B2 (en) * | 2018-08-13 | 2020-07-14 | Micron Technology, Inc. | Apparatus and methods for decoding memory access addresses for access operations |
| US11069424B2 (en) * | 2018-11-07 | 2021-07-20 | Arm Limited | Sensor for performance variation of memory read and write characteristics |
| US10885967B2 (en) * | 2019-01-14 | 2021-01-05 | Micron Technology, Inc. | Systems and methods for improving power efficiency in refreshing memory banks |
| US10770127B2 (en) * | 2019-02-06 | 2020-09-08 | Micron Technology, Inc. | Apparatuses and methods for managing row access counts |
| US11158364B2 (en) | 2019-05-31 | 2021-10-26 | Micron Technology, Inc. | Apparatuses and methods for tracking victim rows |
| US11158373B2 (en) | 2019-06-11 | 2021-10-26 | Micron Technology, Inc. | Apparatuses, systems, and methods for determining extremum numerical values |
| US10950290B2 (en) * | 2019-07-05 | 2021-03-16 | Macronix International Co., Ltd. | Memory device and operating method thereof that reduce off current to reduce errors in reading and writing data which have plurality of memory cell blocks and a source voltage generator |
| US12159664B2 (en) * | 2019-10-14 | 2024-12-03 | Arm Limited | Concurrent memory access operations |
| US11462291B2 (en) | 2020-11-23 | 2022-10-04 | Micron Technology, Inc. | Apparatuses and methods for tracking word line accesses |
| KR102860712B1 (ko) * | 2021-01-12 | 2025-09-17 | 에스케이하이닉스 주식회사 | 그룹 제어 회로 및 이를 포함하는 반도체 메모리 장치 |
| US11482275B2 (en) | 2021-01-20 | 2022-10-25 | Micron Technology, Inc. | Apparatuses and methods for dynamically allocated aggressor detection |
| US12597459B2 (en) | 2021-12-29 | 2026-04-07 | Micron Technology, Inc. | Apparatuses and methods for row hammer counter mat |
| US12165687B2 (en) | 2021-12-29 | 2024-12-10 | Micron Technology, Inc. | Apparatuses and methods for row hammer counter mat |
| US12592271B2 (en) | 2022-12-22 | 2026-03-31 | Micron Technology, Inc. | Apparatuses and methods for increased reliability row hammer counts |
| US12550318B2 (en) * | 2023-04-06 | 2026-02-10 | Taiwan Semiconductor Manufacturing Company Limited | Data storage node voltage monitor circuit and methods for forming the same |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002260381A (ja) * | 2001-02-28 | 2002-09-13 | Toshiba Corp | 半導体メモリ装置 |
| JP2002343886A (ja) * | 2001-03-15 | 2002-11-29 | Toshiba Corp | 半導体メモリ装置 |
| JP2004335883A (ja) * | 2003-05-09 | 2004-11-25 | Toshiba Corp | 半導体記憶装置 |
| JP2006073061A (ja) * | 2004-08-31 | 2006-03-16 | Toshiba Corp | 半導体記憶装置 |
| JP2007503678A (ja) * | 2003-05-13 | 2007-02-22 | イノヴァティーヴ シリコン， インコーポレーテッド | 半導体メモリ素子及び該素子を動作させる方法 |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6856568B1 (en) * | 2000-04-25 | 2005-02-15 | Multi Level Memory Technology | Refresh operations that change address mappings in a non-volatile memory |
| JP2002140890A (ja) * | 2000-10-31 | 2002-05-17 | Hitachi Ltd | 半導体装置 |
| EP1355316B1 (en) | 2002-04-18 | 2007-02-21 | Innovative Silicon SA | Data storage device and refreshing method for use with such device |
| US6633500B1 (en) * | 2002-04-26 | 2003-10-14 | Macronix International Co., Ltd. | Systems and methods for refreshing a non-volatile memory using a token |
| JP2004111643A (ja) * | 2002-09-18 | 2004-04-08 | Toshiba Corp | 半導体記憶装置、及び、その制御方法 |
| TW200416921A (en) * | 2003-02-25 | 2004-09-01 | Tanaka Junichi | Control method for semiconductor processing device |
| US7301838B2 (en) | 2004-12-13 | 2007-11-27 | Innovative Silicon S.A. | Sense amplifier circuitry and architecture to write data into and/or read from memory cells |
| JP4641817B2 (ja) * | 2005-02-09 | 2011-03-02 | 株式会社神戸製鋼所 | 半導体装置用積層基板の製造方法及び半導体装置 |
| JP2006295025A (ja) * | 2005-04-14 | 2006-10-26 | Sharp Corp | 半導体装置およびその製造方法 |
| US7355916B2 (en) | 2005-09-19 | 2008-04-08 | Innovative Silicon S.A. | Method and circuitry to generate a reference current for reading a memory cell, and device implementing same |
| JP2007207358A (ja) | 2006-02-02 | 2007-08-16 | Toshiba Corp | 半導体記憶装置 |
| KR100776737B1 (ko) * | 2006-02-10 | 2007-11-19 | 주식회사 하이닉스반도체 | 반도체 메모리의 액티브 싸이클 제어장치 및 방법 |
| US7492632B2 (en) | 2006-04-07 | 2009-02-17 | Innovative Silicon Isi Sa | Memory array having a programmable word length, and method of operating same |
| TWI308390B (en) * | 2006-08-07 | 2009-04-01 | Univ Nat Sun Yat Sen | Mos device with ritds and method for making the same |
| KR100861301B1 (ko) | 2007-05-10 | 2008-10-01 | 주식회사 하이닉스반도체 | 반도체 소자 및 그의 제조방법 |
| JP2009004010A (ja) * | 2007-06-20 | 2009-01-08 | Toshiba Corp | 半導体記憶装置およびその駆動方法 |
-
2009
- 2009-04-14 KR KR1020090032364A patent/KR101080200B1/ko not_active Expired - Fee Related
- 2009-06-30 US US12/494,857 patent/US8169847B2/en active Active
- 2009-07-24 TW TW098125092A patent/TWI494920B/zh not_active IP Right Cessation
- 2009-07-30 JP JP2009178341A patent/JP2010250921A/ja active Pending
- 2009-09-04 CN CN200910171086.3A patent/CN101866684B/zh not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002260381A (ja) * | 2001-02-28 | 2002-09-13 | Toshiba Corp | 半導体メモリ装置 |
| JP2002343886A (ja) * | 2001-03-15 | 2002-11-29 | Toshiba Corp | 半導体メモリ装置 |
| JP2004335883A (ja) * | 2003-05-09 | 2004-11-25 | Toshiba Corp | 半導体記憶装置 |
| JP2007503678A (ja) * | 2003-05-13 | 2007-02-22 | イノヴァティーヴ シリコン， インコーポレーテッド | 半導体メモリ素子及び該素子を動作させる方法 |
| JP2006073061A (ja) * | 2004-08-31 | 2006-03-16 | Toshiba Corp | 半導体記憶装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR101080200B1 (ko) | 2011-11-07 |
| US8169847B2 (en) | 2012-05-01 |
| CN101866684B (zh) | 2014-07-23 |
| TWI494920B (zh) | 2015-08-01 |
| CN101866684A (zh) | 2010-10-20 |
| TW201037705A (en) | 2010-10-16 |
| KR20100113842A (ko) | 2010-10-22 |
| US20100260003A1 (en) | 2010-10-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101080200B1 (ko) | 반도체 메모리 장치 및 그 리프레쉬 제어 방법 | |
| CN101656102B (zh) | 半导体存储装置及其驱动方法 | |
| JP3749851B2 (ja) | 強誘電体半導体メモリ | |
| KR100945804B1 (ko) | 반도체 메모리 장치 | |
| JP2008135099A (ja) | 半導体記憶装置 | |
| JP2005085454A (ja) | メモリアレイを含む集積回路装置、およびセンスアンプを有するメモリを組込んだ集積回路装置においてパワーゲートするための方法 | |
| JP2005285190A (ja) | メモリ | |
| JP2009009680A (ja) | 半導体装置 | |
| JP2003109398A (ja) | 半導体記憶装置 | |
| US7936615B2 (en) | Methods for supplying power supply voltages in semiconductor memory devices and semiconductor memory devices using the same | |
| JP3188634B2 (ja) | データ保持回路 | |
| JP2010211889A (ja) | 半導体集積回路装置 | |
| JP2003173675A (ja) | 半導体集積回路 | |
| JP4008906B2 (ja) | 半導体記憶装置 | |
| JP2004171742A (ja) | 半導体装置 | |
| JP3970259B2 (ja) | メモリ | |
| JP3805987B2 (ja) | 半導体記憶装置 | |
| JP2005222659A (ja) | 半導体記憶装置 | |
| JP2008287768A (ja) | 半導体記憶装置 | |
| KR100920844B1 (ko) | 반도체 메모리 장치 | |
| KR100945789B1 (ko) | 서브 워드라인 드라이버 및 이를 포함하는 반도체 메모리장치 | |
| JP5292661B2 (ja) | 半導体記憶装置 | |
| KR20080047157A (ko) | 반도체 메모리 소자의 센스앰프 전원 공급 회로 | |
| JP2002042477A (ja) | 半導体メモリ | |
| JP2000195276A (ja) | 半導体記憶装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120726 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120726 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130711 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130829 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20140213 |