|
US4234362A
(en)
|
1978-11-03 |
1980-11-18 |
International Business Machines Corporation |
Method for forming an insulator between layers of conductive material
|
|
US4508579A
(en)
|
1981-03-30 |
1985-04-02 |
International Business Machines Corporation |
Lateral device structures using self-aligned fabrication techniques
|
|
US4432132A
(en)
|
1981-12-07 |
1984-02-21 |
Bell Telephone Laboratories, Incorporated |
Formation of sidewall oxide layers by reactive oxygen ion etching to define submicron features
|
|
US4419809A
(en)
|
1981-12-30 |
1983-12-13 |
International Business Machines Corporation |
Fabrication process of sub-micrometer channel length MOSFETs
|
|
DE3242113A1
(de)
|
1982-11-13 |
1984-05-24 |
Ibm Deutschland Gmbh, 7000 Stuttgart |
Verfahren zur herstellung einer duennen dielektrischen isolation in einem siliciumhalbleiterkoerper
|
|
US4716131A
(en)
|
1983-11-28 |
1987-12-29 |
Nec Corporation |
Method of manufacturing semiconductor device having polycrystalline silicon layer with metal silicide film
|
|
US4570325A
(en)
|
1983-12-16 |
1986-02-18 |
Kabushiki Kaisha Toshiba |
Manufacturing a field oxide region for a semiconductor device
|
|
US4984039A
(en)
|
1985-05-03 |
1991-01-08 |
Texas Instruments Incorporated |
Tapered trench structure and process
|
|
US4648937A
(en)
|
1985-10-30 |
1987-03-10 |
International Business Machines Corporation |
Method of preventing asymmetric etching of lines in sub-micrometer range sidewall images transfer
|
|
GB8528967D0
(en)
|
1985-11-25 |
1986-01-02 |
Plessey Co Plc |
Semiconductor device manufacture
|
|
US5514885A
(en)
|
1986-10-09 |
1996-05-07 |
Myrick; James J. |
SOI methods and apparatus
|
|
US4776922A
(en)
|
1987-10-30 |
1988-10-11 |
International Business Machines Corporation |
Formation of variable-width sidewall structures
|
|
US4838991A
(en)
|
1987-10-30 |
1989-06-13 |
International Business Machines Corporation |
Process for defining organic sidewall structures
|
|
US5328810A
(en)
|
1990-05-07 |
1994-07-12 |
Micron Technology, Inc. |
Method for reducing, by a factor or 2-N, the minimum masking pitch of a photolithographic process
|
|
US5013680A
(en)
|
1990-07-18 |
1991-05-07 |
Micron Technology, Inc. |
Process for fabricating a DRAM array having feature widths that transcend the resolution limit of available photolithography
|
|
US5053105A
(en)
|
1990-07-19 |
1991-10-01 |
Micron Technology, Inc. |
Process for creating an etch mask suitable for deep plasma etches employing self-aligned silicidation of a metal layer masked with a silicon dioxide template
|
|
US5047117A
(en)
|
1990-09-26 |
1991-09-10 |
Micron Technology, Inc. |
Method of forming a narrow self-aligned, annular opening in a masking layer
|
|
DE4034612A1
(de)
|
1990-10-31 |
1992-05-07 |
Huels Chemische Werke Ag |
Verfahren zur herstellung von methacryloxy- oder acryloxygruppen enthaltenden organosilanen
|
|
IT1243919B
(it)
|
1990-11-20 |
1994-06-28 |
Cons Ric Microelettronica |
Procedimento per l'ottenimento di solchi submicrometrici planarizzati in circuiti integrati realizzati con tecnologia ulsi
|
|
GB9105767D0
(en)
*
|
1991-03-19 |
1991-11-06 |
British Aerospace |
Wing root design of forward swept wings
|
|
US5208172A
(en)
|
1992-03-02 |
1993-05-04 |
Motorola, Inc. |
Method for forming a raised vertical transistor
|
|
US5315142A
(en)
|
1992-03-23 |
1994-05-24 |
International Business Machines Corporation |
High performance trench EEPROM cell
|
|
JPH05343370A
(ja)
|
1992-06-10 |
1993-12-24 |
Toshiba Corp |
微細パタ−ンの形成方法
|
|
US5330879A
(en)
|
1992-07-16 |
1994-07-19 |
Micron Technology, Inc. |
Method for fabrication of close-tolerance lines and sharp emission tips on a semiconductor wafer
|
|
JPH0677480A
(ja)
|
1992-08-24 |
1994-03-18 |
Hitachi Ltd |
半導体装置
|
|
US5319753A
(en)
|
1992-09-29 |
1994-06-07 |
Zilog, Inc. |
Queued interrupt mechanism with supplementary command/status/message information
|
|
DE4236609A1
(de)
|
1992-10-29 |
1994-05-05 |
Siemens Ag |
Verfahren zur Erzeugung einer Struktur in der Oberfläche eines Substrats
|
|
US5407785A
(en)
|
1992-12-18 |
1995-04-18 |
Vlsi Technology, Inc. |
Method for generating dense lines on a semiconductor wafer using phase-shifting and multiple exposures
|
|
US5470661A
(en)
|
1993-01-07 |
1995-11-28 |
International Business Machines Corporation |
Diamond-like carbon films from a hydrocarbon helium plasma
|
|
JP3311070B2
(ja)
|
1993-03-15 |
2002-08-05 |
株式会社東芝 |
半導体装置
|
|
JPH06318680A
(ja)
|
1993-05-10 |
1994-11-15 |
Nec Corp |
半導体記憶装置およびその製造方法
|
|
US6042998A
(en)
|
1993-09-30 |
2000-03-28 |
The University Of New Mexico |
Method and apparatus for extending spatial frequencies in photolithography images
|
|
KR970009054B1
(ko)
|
1993-12-29 |
1997-06-03 |
현대전자산업 주식회사 |
평면구조 모스 트랜지스터 및 그 제조방법
|
|
JP3720064B2
(ja)
|
1994-01-20 |
2005-11-24 |
株式会社ルネサステクノロジ |
半導体集積回路
|
|
JPH0855920A
(ja)
|
1994-08-15 |
1996-02-27 |
Toshiba Corp |
半導体装置の製造方法
|
|
JPH0855908A
(ja)
|
1994-08-17 |
1996-02-27 |
Toshiba Corp |
半導体装置
|
|
US5600153A
(en)
|
1994-10-07 |
1997-02-04 |
Micron Technology, Inc. |
Conductive polysilicon lines and thin film transistors
|
|
US5795830A
(en)
|
1995-06-06 |
1998-08-18 |
International Business Machines Corporation |
Reducing pitch with continuously adjustable line and space dimensions
|
|
KR100190757B1
(ko)
|
1995-06-30 |
1999-06-01 |
김영환 |
모스 전계 효과 트랜지스터 형성방법
|
|
JP3393286B2
(ja)
|
1995-09-08 |
2003-04-07 |
ソニー株式会社 |
パターンの形成方法
|
|
US5789320A
(en)
|
1996-04-23 |
1998-08-04 |
International Business Machines Corporation |
Plating of noble metal electrodes for DRAM and FRAM
|
|
JPH09293793A
(ja)
|
1996-04-26 |
1997-11-11 |
Mitsubishi Electric Corp |
薄膜トランジスタを有する半導体装置およびその製造方法
|
|
JP3164026B2
(ja)
|
1996-08-21 |
2001-05-08 |
日本電気株式会社 |
半導体装置及びその製造方法
|
|
US5989998A
(en)
|
1996-08-29 |
1999-11-23 |
Matsushita Electric Industrial Co., Ltd. |
Method of forming interlayer insulating film
|
|
US5817560A
(en)
|
1996-09-12 |
1998-10-06 |
Advanced Micro Devices, Inc. |
Ultra short trench transistors and process for making same
|
|
US5998256A
(en)
|
1996-11-01 |
1999-12-07 |
Micron Technology, Inc. |
Semiconductor processing methods of forming devices on a substrate, forming device arrays on a substrate, forming conductive lines on a substrate, and forming capacitor arrays on a substrate, and integrated circuitry
|
|
US6395613B1
(en)
|
2000-08-30 |
2002-05-28 |
Micron Technology, Inc. |
Semiconductor processing methods of forming a plurality of capacitors on a substrate, bit line contacts and method of forming bit line contacts
|
|
US5679591A
(en)
|
1996-12-16 |
1997-10-21 |
Taiwan Semiconductor Manufacturing Company, Ltd |
Method of making raised-bitline contactless trenched flash memory cell
|
|
US6214727B1
(en)
|
1997-02-11 |
2001-04-10 |
Micron Technology, Inc. |
Conductive electrical contacts, capacitors, DRAMs, and integrated circuitry, and methods of forming conductive electrical contacts, capacitors, DRAMs, and integrated circuitry
|
|
US5981333A
(en)
|
1997-02-11 |
1999-11-09 |
Micron Technology, Inc. |
Methods of forming capacitors and DRAM arrays
|
|
US6309975B1
(en)
|
1997-03-14 |
2001-10-30 |
Micron Technology, Inc. |
Methods of making implanted structures
|
|
US6288431B1
(en)
|
1997-04-04 |
2001-09-11 |
Nippon Steel Corporation |
Semiconductor device and a method of manufacturing the same
|
|
US6063688A
(en)
|
1997-09-29 |
2000-05-16 |
Intel Corporation |
Fabrication of deep submicron structures and quantum wire transistors using hard-mask transistor width definition
|
|
US6143476A
(en)
|
1997-12-12 |
2000-11-07 |
Applied Materials Inc |
Method for high temperature etching of patterned layers using an organic mask stack
|
|
DE59814170D1
(de)
|
1997-12-17 |
2008-04-03 |
Qimonda Ag |
Speicherzellenanordnung und Verfahren zu deren Herstellung
|
|
US6291334B1
(en)
|
1997-12-19 |
2001-09-18 |
Applied Materials, Inc. |
Etch stop layer for dual damascene process
|
|
US6004862A
(en)
|
1998-01-20 |
1999-12-21 |
Advanced Micro Devices, Inc. |
Core array and periphery isolation technique
|
|
JP2975917B2
(ja)
|
1998-02-06 |
1999-11-10 |
株式会社半導体プロセス研究所 |
半導体装置の製造方法及び半導体装置の製造装置
|
|
US5933725A
(en)
|
1998-05-27 |
1999-08-03 |
Vanguard International Semiconductor Corporation |
Word line resistance reduction method and design for high density memory with relaxed metal pitch
|
|
US6245662B1
(en)
|
1998-07-23 |
2001-06-12 |
Applied Materials, Inc. |
Method of producing an interconnect structure for an integrated circuit
|
|
US6191444B1
(en)
|
1998-09-03 |
2001-02-20 |
Micron Technology, Inc. |
Mini flash process and circuit
|
|
US6319782B1
(en)
|
1998-09-10 |
2001-11-20 |
Matsushita Electric Industrial Co., Ltd. |
Semiconductor device and method of fabricating the same
|
|
US6333866B1
(en)
|
1998-09-28 |
2001-12-25 |
Texas Instruments Incorporated |
Semiconductor device array having dense memory cell array and heirarchical bit line scheme
|
|
US6071789A
(en)
|
1998-11-10 |
2000-06-06 |
Vanguard International Semiconductor Corporation |
Method for simultaneously fabricating a DRAM capacitor and metal interconnections
|
|
DE19853268C2
(de)
*
|
1998-11-18 |
2002-04-11 |
Infineon Technologies Ag |
Feldeffektgesteuerter Transistor und Verfahren zu dessen Herstellung
|
|
US6271141B2
(en)
|
1999-03-23 |
2001-08-07 |
Micron Technology, Inc. |
Methods of forming materials over uneven surface topologies, and methods of forming insulative materials over and between conductive lines
|
|
US6211044B1
(en)
|
1999-04-12 |
2001-04-03 |
Advanced Micro Devices |
Process for fabricating a semiconductor device component using a selective silicidation reaction
|
|
US6159801A
(en)
|
1999-04-26 |
2000-12-12 |
Taiwan Semiconductor Manufacturing Company |
Method to increase coupling ratio of source to floating gate in split-gate flash
|
|
US6110837A
(en)
|
1999-04-28 |
2000-08-29 |
Worldwide Semiconductor Manufacturing Corp. |
Method for forming a hard mask of half critical dimension
|
|
US6136662A
(en)
|
1999-05-13 |
2000-10-24 |
Lsi Logic Corporation |
Semiconductor wafer having a layer-to-layer alignment mark and method for fabricating the same
|
|
DE19928781C1
(de)
|
1999-06-23 |
2000-07-06 |
Siemens Ag |
DRAM-Zellenanordnung und Verfahren zu deren Herstellung
|
|
JP2001077196A
(ja)
|
1999-09-08 |
2001-03-23 |
Sony Corp |
半導体装置の製造方法
|
|
US6282113B1
(en)
|
1999-09-29 |
2001-08-28 |
International Business Machines Corporation |
Four F-squared gapless dual layer bitline DRAM array architecture
|
|
US6362057B1
(en)
|
1999-10-26 |
2002-03-26 |
Motorola, Inc. |
Method for forming a semiconductor device
|
|
US6582891B1
(en)
|
1999-12-02 |
2003-06-24 |
Axcelis Technologies, Inc. |
Process for reducing edge roughness in patterned photoresist
|
|
JP2001175073A
(ja)
*
|
1999-12-14 |
2001-06-29 |
Canon Inc |
現像剤担持体、現像装置及びプロセスカートリッジ並びに画像形成装置
|
|
KR100311050B1
(ko)
|
1999-12-14 |
2001-11-05 |
윤종용 |
커패시터의 전극 제조 방법
|
|
US6573030B1
(en)
|
2000-02-17 |
2003-06-03 |
Applied Materials, Inc. |
Method for depositing an amorphous carbon layer
|
|
US6967140B2
(en)
|
2000-03-01 |
2005-11-22 |
Intel Corporation |
Quantum wire gate device and method of making same
|
|
US6297554B1
(en)
|
2000-03-10 |
2001-10-02 |
United Microelectronics Corp. |
Dual damascene interconnect structure with reduced parasitic capacitance
|
|
US6423474B1
(en)
|
2000-03-21 |
2002-07-23 |
Micron Technology, Inc. |
Use of DARC and BARC in flash memory processing
|
|
JP3805603B2
(ja)
|
2000-05-29 |
2006-08-02 |
富士通株式会社 |
半導体装置及びその製造方法
|
|
US6431887B1
(en)
|
2000-05-31 |
2002-08-13 |
Tyco Electronics Corporation |
Electrical connector assembly with an EMI shielded plug and grounding latch member
|
|
US6632741B1
(en)
|
2000-07-19 |
2003-10-14 |
International Business Machines Corporation |
Self-trimming method on looped patterns
|
|
US6455372B1
(en)
|
2000-08-14 |
2002-09-24 |
Micron Technology, Inc. |
Nucleation for improved flash erase characteristics
|
|
US6348380B1
(en)
|
2000-08-25 |
2002-02-19 |
Micron Technology, Inc. |
Use of dilute steam ambient for improvement of flash devices
|
|
SE517275C2
(sv)
|
2000-09-20 |
2002-05-21 |
Obducat Ab |
Sätt vid våtetsning av ett substrat
|
|
US6335257B1
(en)
|
2000-09-29 |
2002-01-01 |
Vanguard International Semiconductor Corporation |
Method of making pillar-type structure on semiconductor substrate
|
|
US6340614B1
(en)
|
2000-10-03 |
2002-01-22 |
Vanguard International Semiconductor Corporation |
Method of forming a DRAM cell
|
|
US6483154B1
(en)
*
|
2000-10-05 |
2002-11-19 |
Advanced Micro Devices, Inc. |
Nitrogen oxide plasma treatment for reduced nickel silicide bridging
|
|
US6667237B1
(en)
|
2000-10-12 |
2003-12-23 |
Vram Technologies, Llc |
Method and apparatus for patterning fine dimensions
|
|
JP2002124585A
(ja)
|
2000-10-17 |
2002-04-26 |
Hitachi Ltd |
不揮発性半導体記憶装置およびその製造方法
|
|
US6534243B1
(en)
|
2000-10-23 |
2003-03-18 |
Advanced Micro Devices, Inc. |
Chemical feature doubling process
|
|
US6926843B2
(en)
|
2000-11-30 |
2005-08-09 |
International Business Machines Corporation |
Etching of hard masks
|
|
US6664028B2
(en)
|
2000-12-04 |
2003-12-16 |
United Microelectronics Corp. |
Method of forming opening in wafer layer
|
|
JP2002203913A
(ja)
|
2000-12-28 |
2002-07-19 |
Hitachi Ltd |
半導体記憶装置の製造方法および半導体記憶装置
|
|
US6424001B1
(en)
|
2001-02-09 |
2002-07-23 |
Micron Technology, Inc. |
Flash memory with ultra thin vertical body transistors
|
|
US6531727B2
(en)
|
2001-02-09 |
2003-03-11 |
Micron Technology, Inc. |
Open bit line DRAM with ultra thin body transistors
|
|
US6597203B2
(en)
|
2001-03-14 |
2003-07-22 |
Micron Technology, Inc. |
CMOS gate array with vertical transistors
|
|
US6545904B2
(en)
|
2001-03-16 |
2003-04-08 |
Micron Technology, Inc. |
6f2 dram array, a dram array formed on a semiconductive substrate, a method of forming memory cells in a 6f2 dram array and a method of isolating a single row of memory cells in a 6f2 dram array
|
|
US7176109B2
(en)
|
2001-03-23 |
2007-02-13 |
Micron Technology, Inc. |
Method for forming raised structures by controlled selective epitaxial growth of facet using spacer
|
|
US6475867B1
(en)
|
2001-04-02 |
2002-11-05 |
Advanced Micro Devices, Inc. |
Method of forming integrated circuit features by oxidation of titanium hard mask
|
|
US6548347B2
(en)
|
2001-04-12 |
2003-04-15 |
Micron Technology, Inc. |
Method of forming minimally spaced word lines
|
|
US6740594B2
(en)
|
2001-05-31 |
2004-05-25 |
Infineon Technologies Ag |
Method for removing carbon-containing polysilane from a semiconductor without stripping
|
|
US6960806B2
(en)
|
2001-06-21 |
2005-11-01 |
International Business Machines Corporation |
Double gated vertical transistor with different first and second gate materials
|
|
US6737333B2
(en)
*
|
2001-07-03 |
2004-05-18 |
Texas Instruments Incorporated |
Semiconductor device isolation structure and method of forming
|
|
JP2003031686A
(ja)
|
2001-07-16 |
2003-01-31 |
Sony Corp |
半導体記憶装置およびその製造方法
|
|
US6522584B1
(en)
|
2001-08-02 |
2003-02-18 |
Micron Technology, Inc. |
Programming methods for multi-level flash EEPROMs
|
|
US6599684B2
(en)
|
2001-08-13 |
2003-07-29 |
Eastman Kodak Company |
Color photothermographic element comprising a dye-forming system for forming a novel infrared dye
|
|
US6744094B2
(en)
|
2001-08-24 |
2004-06-01 |
Micron Technology Inc. |
Floating gate transistor with horizontal gate layers stacked next to vertical body
|
|
TW497138B
(en)
|
2001-08-28 |
2002-08-01 |
Winbond Electronics Corp |
Method for improving consistency of critical dimension
|
|
DE10142590A1
(de)
|
2001-08-31 |
2003-04-03 |
Infineon Technologies Ag |
Verfahren zur Seitenwandverstärkung von Resiststrukturen und zur Herstellung von Strukturen mit reduzierter Strukturgröße
|
|
JP2003133437A
(ja)
|
2001-10-24 |
2003-05-09 |
Hitachi Ltd |
半導体装置の製造方法および半導体装置
|
|
JP2003168749A
(ja)
|
2001-12-03 |
2003-06-13 |
Hitachi Ltd |
不揮発性半導体記憶装置及びその製造方法
|
|
US7226853B2
(en)
|
2001-12-26 |
2007-06-05 |
Applied Materials, Inc. |
Method of forming a dual damascene structure utilizing a three layer hard mask structure
|
|
TW576864B
(en)
|
2001-12-28 |
2004-02-21 |
Toshiba Corp |
Method for manufacturing a light-emitting device
|
|
US6638441B2
(en)
|
2002-01-07 |
2003-10-28 |
Macronix International Co., Ltd. |
Method for pitch reduction
|
|
DE10207131B4
(de)
|
2002-02-20 |
2007-12-20 |
Infineon Technologies Ag |
Verfahren zur Bildung einer Hartmaske in einer Schicht auf einer flachen Scheibe
|
|
US6759180B2
(en)
|
2002-04-23 |
2004-07-06 |
Hewlett-Packard Development Company, L.P. |
Method of fabricating sub-lithographic sized line and space patterns for nano-imprinting lithography
|
|
US6806123B2
(en)
|
2002-04-26 |
2004-10-19 |
Micron Technology, Inc. |
Methods of forming isolation regions associated with semiconductor constructions
|
|
US20030207584A1
(en)
|
2002-05-01 |
2003-11-06 |
Swaminathan Sivakumar |
Patterning tighter and looser pitch geometries
|
|
US6951709B2
(en)
|
2002-05-03 |
2005-10-04 |
Micron Technology, Inc. |
Method of fabricating a semiconductor multilevel interconnect structure
|
|
US6602779B1
(en)
|
2002-05-13 |
2003-08-05 |
Taiwan Semiconductor Manufacturing Co., Ltd |
Method for forming low dielectric constant damascene structure while employing carbon doped silicon oxide planarizing stop layer
|
|
US6900521B2
(en)
|
2002-06-10 |
2005-05-31 |
Micron Technology, Inc. |
Vertical transistors and output prediction logic circuits containing same
|
|
US6734107B2
(en)
|
2002-06-12 |
2004-05-11 |
Macronix International Co., Ltd. |
Pitch reduction in semiconductor fabrication
|
|
US6559017B1
(en)
|
2002-06-13 |
2003-05-06 |
Advanced Micro Devices, Inc. |
Method of using amorphous carbon as spacer material in a disposable spacer process
|
|
US6777725B2
(en)
*
|
2002-06-14 |
2004-08-17 |
Ingentix Gmbh & Co. Kg |
NROM memory circuit with recessed bitline
|
|
KR100476924B1
(ko)
|
2002-06-14 |
2005-03-17 |
삼성전자주식회사 |
반도체 장치의 미세 패턴 형성 방법
|
|
US6924191B2
(en)
|
2002-06-20 |
2005-08-02 |
Applied Materials, Inc. |
Method for fabricating a gate structure of a field effect transistor
|
|
US20030235076A1
(en)
|
2002-06-21 |
2003-12-25 |
Micron Technology, Inc. |
Multistate NROM having a storage density much greater than 1 Bit per 1F2
|
|
AU2003280498A1
(en)
|
2002-06-27 |
2004-01-19 |
Advanced Micro Devices, Inc. |
Method of defining the dimensions of circuit elements by using spacer deposition techniques
|
|
US6689695B1
(en)
|
2002-06-28 |
2004-02-10 |
Taiwan Semiconductor Manufacturing Company |
Multi-purpose composite mask for dual damascene patterning
|
|
US6835663B2
(en)
|
2002-06-28 |
2004-12-28 |
Infineon Technologies Ag |
Hardmask of amorphous carbon-hydrogen (a-C:H) layers with tunable etch resistivity
|
|
US6734063B2
(en)
|
2002-07-22 |
2004-05-11 |
Infineon Technologies Ag |
Non-volatile memory cell and fabrication method
|
|
US20040018738A1
(en)
|
2002-07-22 |
2004-01-29 |
Wei Liu |
Method for fabricating a notch gate structure of a field effect transistor
|
|
US6913871B2
(en)
|
2002-07-23 |
2005-07-05 |
Intel Corporation |
Fabricating sub-resolution structures in planar lightwave devices
|
|
US6673684B1
(en)
|
2002-07-31 |
2004-01-06 |
Advanced Micro Devices, Inc. |
Use of diamond as a hard mask material
|
|
US6764949B2
(en)
|
2002-07-31 |
2004-07-20 |
Advanced Micro Devices, Inc. |
Method for reducing pattern deformation and photoresist poisoning in semiconductor device fabrication
|
|
US6800930B2
(en)
|
2002-07-31 |
2004-10-05 |
Micron Technology, Inc. |
Semiconductor dice having back side redistribution layer accessed using through-silicon vias, and assemblies
|
|
US6939808B2
(en)
|
2002-08-02 |
2005-09-06 |
Applied Materials, Inc. |
Undoped and fluorinated amorphous carbon film as pattern mask for metal etch
|
|
US7071043B2
(en)
|
2002-08-15 |
2006-07-04 |
Micron Technology, Inc. |
Methods of forming a field effect transistor having source/drain material over insulative material
|
|
US6566280B1
(en)
|
2002-08-26 |
2003-05-20 |
Intel Corporation |
Forming polymer features on a substrate
|
|
US6888187B2
(en)
|
2002-08-26 |
2005-05-03 |
International Business Machines Corporation |
DRAM cell with enhanced SER immunity
|
|
US7205598B2
(en)
|
2002-08-29 |
2007-04-17 |
Micron Technology, Inc. |
Random access memory device utilizing a vertically oriented select transistor
|
|
US6794699B2
(en)
|
2002-08-29 |
2004-09-21 |
Micron Technology Inc |
Annular gate and technique for fabricating an annular gate
|
|
US6756284B2
(en)
|
2002-09-18 |
2004-06-29 |
Silicon Storage Technology, Inc. |
Method for forming a sublithographic opening in a semiconductor process
|
|
US6706571B1
(en)
|
2002-10-22 |
2004-03-16 |
Advanced Micro Devices, Inc. |
Method for forming multiple structures in a semiconductor device
|
|
US6888755B2
(en)
|
2002-10-28 |
2005-05-03 |
Sandisk Corporation |
Flash memory cell arrays having dual control gates per memory cell charge storage element
|
|
US6804142B2
(en)
*
|
2002-11-12 |
2004-10-12 |
Micron Technology, Inc. |
6F2 3-transistor DRAM gain cell
|
|
US7119020B2
(en)
|
2002-12-04 |
2006-10-10 |
Matsushita Electric Industrial Co., Ltd. |
Method for fabricating semiconductor device
|
|
US6686245B1
(en)
|
2002-12-20 |
2004-02-03 |
Motorola, Inc. |
Vertical MOSFET with asymmetric gate structure
|
|
JP2004214379A
(ja)
*
|
2002-12-27 |
2004-07-29 |
Toshiba Corp |
半導体装置、ダイナミック型半導体記憶装置及び半導体装置の製造方法
|
|
WO2004073044A2
(en)
|
2003-02-13 |
2004-08-26 |
Massachusetts Institute Of Technology |
Finfet device and method to make same
|
|
DE10306281B4
(de)
|
2003-02-14 |
2007-02-15 |
Infineon Technologies Ag |
Anordnung und Verfahren zur Herstellung von vertikalen Transistorzellen und transistorgesteuerten Speicherzellen
|
|
US7084076B2
(en)
|
2003-02-27 |
2006-08-01 |
Samsung Electronics, Co., Ltd. |
Method for forming silicon dioxide film using siloxane
|
|
US7015124B1
(en)
|
2003-04-28 |
2006-03-21 |
Advanced Micro Devices, Inc. |
Use of amorphous carbon for gate patterning
|
|
US6773998B1
(en)
|
2003-05-20 |
2004-08-10 |
Advanced Micro Devices, Inc. |
Modified film stack and patterning strategy for stress compensation and prevention of pattern distortion in amorphous carbon gate patterning
|
|
JP4578785B2
(ja)
|
2003-05-21 |
2010-11-10 |
ルネサスエレクトロニクス株式会社 |
半導体装置の製造方法
|
|
KR100511045B1
(ko)
*
|
2003-07-14 |
2005-08-30 |
삼성전자주식회사 |
리세스된 게이트 전극을 갖는 반도체 소자의 집적방법
|
|
US6835662B1
(en)
|
2003-07-14 |
2004-12-28 |
Advanced Micro Devices, Inc. |
Partially de-coupled core and periphery gate module process
|
|
DE10332725A1
(de)
|
2003-07-18 |
2005-02-24 |
Forschungszentrum Jülich GmbH |
Verfahren zur selbstjustierenden Verkleinerung von Strukturen
|
|
US6972988B1
(en)
|
2003-08-08 |
2005-12-06 |
Micron Technology, Inc. |
State save-on-power-down using GMR non-volatile elements
|
|
US7105431B2
(en)
|
2003-08-22 |
2006-09-12 |
Micron Technology, Inc. |
Masking methods
|
|
US6844591B1
(en)
|
2003-09-17 |
2005-01-18 |
Micron Technology, Inc. |
Method of forming DRAM access transistors
|
|
DE10345455A1
(de)
|
2003-09-30 |
2005-05-04 |
Infineon Technologies Ag |
Verfahren zum Erzeugen einer Hartmaske und Hartmasken-Anordnung
|
|
KR100536801B1
(ko)
|
2003-10-01 |
2005-12-14 |
동부아남반도체 주식회사 |
반도체 소자 및 그 제조 방법
|
|
US6867116B1
(en)
|
2003-11-10 |
2005-03-15 |
Macronix International Co., Ltd. |
Fabrication method of sub-resolution pitch for integrated circuits
|
|
DE10361695B3
(de)
*
|
2003-12-30 |
2005-02-03 |
Infineon Technologies Ag |
Transistorstruktur mit gekrümmtem Kanal, Speicherzelle und Speicherzellenfeld für DRAMs sowie Verfahren zur Herstellung eines DRAMs
|
|
US6998332B2
(en)
|
2004-01-08 |
2006-02-14 |
International Business Machines Corporation |
Method of independent P and N gate length control of FET device made by sidewall image transfer technique
|
|
US6875703B1
(en)
|
2004-01-20 |
2005-04-05 |
International Business Machines Corporation |
Method for forming quadruple density sidewall image transfer (SIT) structures
|
|
US7372091B2
(en)
|
2004-01-27 |
2008-05-13 |
Micron Technology, Inc. |
Selective epitaxy vertical integrated circuit components
|
|
US7064078B2
(en)
|
2004-01-30 |
2006-06-20 |
Applied Materials |
Techniques for the use of amorphous carbon (APF) for various etch and litho integration scheme
|
|
KR100577565B1
(ko)
|
2004-02-23 |
2006-05-08 |
삼성전자주식회사 |
핀 전계효과 트랜지스터의 제조방법
|
|
US7030012B2
(en)
|
2004-03-10 |
2006-04-18 |
International Business Machines Corporation |
Method for manufacturing tungsten/polysilicon word line structure in vertical DRAM
|
|
US8486287B2
(en)
|
2004-03-19 |
2013-07-16 |
The Regents Of The University Of California |
Methods for fabrication of positional and compositionally controlled nanostructures on substrate
|
|
US7098105B2
(en)
|
2004-05-26 |
2006-08-29 |
Micron Technology, Inc. |
Methods for forming semiconductor structures
|
|
US7183205B2
(en)
|
2004-06-08 |
2007-02-27 |
Macronix International Co., Ltd. |
Method of pitch dimension shrinkage
|
|
US7473644B2
(en)
|
2004-07-01 |
2009-01-06 |
Micron Technology, Inc. |
Method for forming controlled geometry hardmasks including subresolution elements
|
|
DE102004036461A1
(de)
*
|
2004-07-28 |
2006-02-16 |
Infineon Technologies Ag |
Elektronische Datenspeichervorrichtung für hohen Lesestrom
|
|
KR100704470B1
(ko)
|
2004-07-29 |
2007-04-10 |
주식회사 하이닉스반도체 |
비결정성 탄소막을 희생 하드마스크로 이용하는반도체소자 제조 방법
|
|
US7151040B2
(en)
|
2004-08-31 |
2006-12-19 |
Micron Technology, Inc. |
Methods for increasing photo alignment margins
|
|
US7910288B2
(en)
|
2004-09-01 |
2011-03-22 |
Micron Technology, Inc. |
Mask material conversion
|
|
US7442976B2
(en)
|
2004-09-01 |
2008-10-28 |
Micron Technology, Inc. |
DRAM cells with vertical transistors
|
|
US7655387B2
(en)
|
2004-09-02 |
2010-02-02 |
Micron Technology, Inc. |
Method to align mask patterns
|
|
US7115525B2
(en)
|
2004-09-02 |
2006-10-03 |
Micron Technology, Inc. |
Method for integrated circuit fabrication using pitch multiplication
|
|
KR100614651B1
(ko)
|
2004-10-11 |
2006-08-22 |
삼성전자주식회사 |
회로 패턴의 노광을 위한 장치 및 방법, 사용되는포토마스크 및 그 설계 방법, 그리고 조명계 및 그 구현방법
|
|
US7208379B2
(en)
|
2004-11-29 |
2007-04-24 |
Texas Instruments Incorporated |
Pitch multiplication process
|
|
KR100596795B1
(ko)
|
2004-12-16 |
2006-07-05 |
주식회사 하이닉스반도체 |
반도체 소자의 캐패시터 및 그 형성방법
|
|
US7271107B2
(en)
|
2005-02-03 |
2007-09-18 |
Lam Research Corporation |
Reduction of feature critical dimensions using multiple masks
|
|
US7323379B2
(en)
|
2005-02-03 |
2008-01-29 |
Mosys, Inc. |
Fabrication process for increased capacitance in an embedded DRAM memory
|
|
US7253118B2
(en)
|
2005-03-15 |
2007-08-07 |
Micron Technology, Inc. |
Pitch reduced patterns relative to photolithography features
|
|
US7431927B2
(en)
|
2005-03-24 |
2008-10-07 |
Epitomics, Inc. |
TNFα-neutralizing antibodies
|
|
US7611944B2
(en)
|
2005-03-28 |
2009-11-03 |
Micron Technology, Inc. |
Integrated circuit fabrication
|
|
KR100640639B1
(ko)
|
2005-04-19 |
2006-10-31 |
삼성전자주식회사 |
미세콘택을 포함하는 반도체소자 및 그 제조방법
|
|
US7429536B2
(en)
|
2005-05-23 |
2008-09-30 |
Micron Technology, Inc. |
Methods for forming arrays of small, closely spaced features
|
|
US7547599B2
(en)
|
2005-05-26 |
2009-06-16 |
Micron Technology, Inc. |
Multi-state memory cell
|
|
US7560390B2
(en)
|
2005-06-02 |
2009-07-14 |
Micron Technology, Inc. |
Multiple spacer steps for pitch multiplication
|
|
US7396781B2
(en)
|
2005-06-09 |
2008-07-08 |
Micron Technology, Inc. |
Method and apparatus for adjusting feature size and position
|
|
US7541632B2
(en)
*
|
2005-06-14 |
2009-06-02 |
Micron Technology, Inc. |
Relaxed-pitch method of aligning active area to digit line
|
|
US7413981B2
(en)
|
2005-07-29 |
2008-08-19 |
Micron Technology, Inc. |
Pitch doubled circuit layout
|
|
US7291560B2
(en)
|
2005-08-01 |
2007-11-06 |
Infineon Technologies Ag |
Method of production pitch fractionizations in semiconductor technology
|
|
US7816262B2
(en)
|
2005-08-30 |
2010-10-19 |
Micron Technology, Inc. |
Method and algorithm for random half pitched interconnect layout with constant spacing
|
|
US7829262B2
(en)
|
2005-08-31 |
2010-11-09 |
Micron Technology, Inc. |
Method of forming pitch multipled contacts
|
|
US7687342B2
(en)
|
2005-09-01 |
2010-03-30 |
Micron Technology, Inc. |
Method of manufacturing a memory device
|
|
US7572572B2
(en)
|
2005-09-01 |
2009-08-11 |
Micron Technology, Inc. |
Methods for forming arrays of small, closely spaced features
|
|
US7776744B2
(en)
|
2005-09-01 |
2010-08-17 |
Micron Technology, Inc. |
Pitch multiplication spacers and methods of forming the same
|
|
US7759197B2
(en)
|
2005-09-01 |
2010-07-20 |
Micron Technology, Inc. |
Method of forming isolated features using pitch multiplication
|
|
US7393789B2
(en)
|
2005-09-01 |
2008-07-01 |
Micron Technology, Inc. |
Protective coating for planarization
|
|
US8716772B2
(en)
|
2005-12-28 |
2014-05-06 |
Micron Technology, Inc. |
DRAM cell design with folded digitline sense amplifier
|
|
US7476933B2
(en)
|
2006-03-02 |
2009-01-13 |
Micron Technology, Inc. |
Vertical gated access transistor
|
|
US7842558B2
(en)
|
2006-03-02 |
2010-11-30 |
Micron Technology, Inc. |
Masking process for simultaneously patterning separate regions
|
|
US20070210449A1
(en)
|
2006-03-07 |
2007-09-13 |
Dirk Caspary |
Memory device and an array of conductive lines and methods of making the same
|
|
US7537866B2
(en)
|
2006-05-24 |
2009-05-26 |
Synopsys, Inc. |
Patterning a single integrated circuit layer using multiple masks and multiple masking layers
|
|
US8129289B2
(en)
|
2006-10-05 |
2012-03-06 |
Micron Technology, Inc. |
Method to deposit conformal low temperature SiO2
|