JP2009528701A - U型トランジスタおよび関連する製造方法 - Google Patents
U型トランジスタおよび関連する製造方法 Download PDFInfo
- Publication number
- JP2009528701A JP2009528701A JP2008557387A JP2008557387A JP2009528701A JP 2009528701 A JP2009528701 A JP 2009528701A JP 2008557387 A JP2008557387 A JP 2008557387A JP 2008557387 A JP2008557387 A JP 2008557387A JP 2009528701 A JP2009528701 A JP 2009528701A
- Authority
- JP
- Japan
- Prior art keywords
- region
- substrate
- trenches
- layer
- spacer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title description 15
- 238000000034 method Methods 0.000 claims abstract description 109
- 239000000758 substrate Substances 0.000 claims abstract description 100
- 239000004020 conductor Substances 0.000 claims abstract description 14
- 239000000463 material Substances 0.000 claims description 85
- 239000004065 semiconductor Substances 0.000 claims description 76
- 125000006850 spacer group Chemical group 0.000 claims description 72
- 238000005530 etching Methods 0.000 claims description 30
- 150000004767 nitrides Chemical class 0.000 claims description 25
- 238000000151 deposition Methods 0.000 claims description 23
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 17
- 238000000059 patterning Methods 0.000 claims description 17
- 229910052710 silicon Inorganic materials 0.000 claims description 17
- 239000010703 silicon Substances 0.000 claims description 17
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 16
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 16
- 230000000873 masking effect Effects 0.000 claims description 15
- 229910052751 metal Inorganic materials 0.000 claims description 15
- 239000002184 metal Substances 0.000 claims description 15
- 229910021332 silicide Inorganic materials 0.000 claims description 15
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical group [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 15
- 238000000206 photolithography Methods 0.000 claims description 14
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 claims description 12
- 229910021342 tungsten silicide Inorganic materials 0.000 claims description 12
- 239000003990 capacitor Substances 0.000 claims description 9
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 9
- 239000003989 dielectric material Substances 0.000 claims description 5
- 229910021341 titanium silicide Inorganic materials 0.000 claims description 4
- 239000007769 metal material Substances 0.000 claims description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 2
- 229910052719 titanium Inorganic materials 0.000 claims description 2
- 239000010936 titanium Substances 0.000 claims description 2
- 239000011810 insulating material Substances 0.000 claims 5
- 239000002210 silicon-based material Substances 0.000 claims 1
- 230000002093 peripheral effect Effects 0.000 description 33
- 230000008021 deposition Effects 0.000 description 10
- 239000003795 chemical substances by application Substances 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 6
- 238000005240 physical vapour deposition Methods 0.000 description 6
- 238000005137 deposition process Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 4
- 230000010354 integration Effects 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 238000003860 storage Methods 0.000 description 4
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 4
- 238000011109 contamination Methods 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 230000002829 reductive effect Effects 0.000 description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- -1 Si 3 N 4 Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000005387 chalcogenide glass Substances 0.000 description 1
- 229910052729 chemical element Inorganic materials 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- WNUPENMBHHEARK-UHFFFAOYSA-N silicon tungsten Chemical compound [Si].[W] WNUPENMBHHEARK-UHFFFAOYSA-N 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/056—Making the transistor the transistor being a FinFET
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/09—Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/34—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/36—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being a FinFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7853—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
Abstract
【選択図】図22
Description
この出願は、U.S. Patent Application 10/933,062(2004年9月1日出願、代理人事件番号MICRON.299A、マイクロン事件番号2004-0398.00/US)、U.S. Patent Application 10/934,778(2004年9月2日出願、代理人事件番号MICRON.294A、マイクロン事件番号2003-1446.00/US)、U.S. Patent Application 10/855,429(2004年5月26日出願、代理人事件番号MICRON.346A、マイクロン事件番号2003-1350.00/US)、U.S. Patent Application 11/201,824(2005年8月10日出願、代理人事件番号MICRON.346DV1、マイクロン事件番号2003-1350.01/US)、およびU.S. Patent Application 11/367,020(2006年3月2日出願、代理人事件番号MICRON.340A、マイクロン事件番号2005-0640.00/US)に関連する。これらの関連する出願各々の全体の開示は、参照によってこの出願に組み込まれる。
本発明は、概して半導体構造物を形成する方法に関連し、より具体的には、縦型トランジスタ素子を形成する改良された方法に関する。
電性層をパターンすることをさらに含む。この方法は、パターンされた導電性層を使用して、基板の第二領域上にプレーナ型トランジスタ構造物を形成することをさらに含む。この方法は、基板の第一領域でのマスキングプロセスでパターンされた導電性層を使用することをさらに含む。
)または物理的気相成長("PVD”)などの適切な堆積プロセスを使用して堆積されるか、もしくは、下にある基板の酸化によって成長する。
と同じマスキング順序を用いて、素子周辺領域310内に形成される。そのような実施形態では、アクティブ素子層は、図14に例示される素子を覆ってブランケット堆積される。この結果得られる構造物は図15に示され、これは、酸化物層450、多結晶シリコン層452、およびケイ化タングステン層454を形成した後の、図14の素子のxz平面での断面図を示す。図15に例示される断面は、シリコン領域114上に形成されたこれらの層を示す。しかしながら、これらの層はブランケット堆積されるので、ディープトレンチ400とシャロウトレンチ402上にも広がる。同様に、ブランケット層は素子アレイ領域308と素子周辺領域310上にも広がる。一実施形態では、ブランケット酸化物層450は約50 Åから約80 Åの厚さである。一つの変更された実施形態では、周辺ゲートにストラップをつけ、横方向の信号速度を改良するためのケイ化タングステンの代わりに、他の金属材料が使用されてもよい。他の変更された実施形態では、任意のブランケットチッ化シリコン層(不図示)が、ケイ化タングステン層454を覆って形成される。さらに他の実施形態では、多結晶シリコン層452は導電性材料からなり、ここで、「導電性材料」という用語は、堆積の際にドープされていないとしても、シリコンを含む。
クト比は一般に調整可能である。
ることを可能にする。周辺領域およびアレイ領域内でフィーチャを画定するために二つが結合している実施形態では、別の次のプロセスステップと同時に、周辺領域およびアレイ領域を分離するために第二のマスクが使用される。有利なことに、この第二のマスクは厳密なものではないので、基板上に存在する構造物上に簡単に並べられる。さらに、ここに開示される製造技術は他の実施例にも適用できる。例えば、そのような技術は、1トランジスタ、1キャパシタのDRAMセルを作製するのに使用できる。
前述の詳細な説明は、本発明のいくつかの実施形態を開示するが、この開示は例示のみであり、本発明の限定ではないことが理解されよう。開示された具体的な構造および操作は、上述したものと異なってもよく、ここに開示された方法は、縦型ゲートアクセストランジスタ以外の状況でも使用できることが認識されよう。
Claims (49)
- 複数のディープトレンチおよび複数のシャロウトレンチを、基板の第一の領域内に形成するステップであって、前記シャロウトレンチの少なくとも一つが、二つのディープトレンチの間に配置され、前記複数のシャロウトレンチと前記複数のディープトレンチは、互いに平行であるステップと、
導電性材料層を、前記基板の前記第一の領域および第二の領域上に堆積するステップと、
前記導電性材料層をエッチングして、前記基板の前記第一の領域上の複数のギャップによって分離される複数のライン、および、前記基板の前記第二の領域上の複数のアクティブ素子要素、を画定するステップと、
前記基板の前記第二の領域をマスキングするステップと、
前記複数のラインを前記基板の前記第一の領域から除去するステップであって、それによって、前記複数のラインが除去されたところに、複数の露出された領域を作り出すステップと、
前記基板の前記第二の領域がマスクされている間に、前記複数の露出された領域内に複数の細長いトレンチをエッチングするステップと、
を含む、装置を形成する方法。 - 前記導電性材料層は、多結晶シリコン層と金属材料層を含む、請求項1の方法。
- 前記複数の細長いトレンチをエッチングした後に、前記基板の前記第一の領域と前記第二の領域上に絶縁性材料を堆積するステップと、
前記絶縁性材料を、前記第二の領域内の前記導電性材料を露出するために平坦化するステップと、
前記基板上に金属層を堆積するステップであって、前記金属層は前記第二の領域内の前記露出された導電性材料に接触しているステップと、
前記導電性材料のケイ化物領域をつくるステップと、
をさらに含む、請求項1の方法。 - 前記基板の前記第一の領域内の前記複数のラインに沿って、ならびに、前記基板の前記第二の領域内の前記複数のアクティブ素子要素に沿って、スペーサ材料を堆積するステップをさらに含み、ここで、前記基板の前記第二の領域内に堆積された前記スペーサ材料は側壁スペーサ構造物を形成する、請求項1の方法。
- 前記スペーサ材料はチッ化シリコンを含む、請求項4の方法。
- 前記スペーサ材料が、前記基板の前記第一の領域内の前記複数のギャップを充填し、前記複数のラインが、前記スペーサ材料で充填された複数のギャップによって分離される、請求項4の方法。
- 前記複数のラインが、前記基板の前記第一の領域から除去された後に、前記複数の露出された領域がスペーサ材料の複数の領域によって分離される、請求項6の方法。
- 前記スペーサ材料の前記複数の領域が、前記複数のトレンチをエッチングするためのマスクを画定する、請求項7の方法。
- 前記複数のディープトレンチと前記複数のシャロウトレンチは、前記複数の細長いトレンチがエッチングされる前に形成される、請求項1の方法。
- 前記基板の前記第一の領域と前記第二の領域上に、前記導電性材料をその上に堆積する前に、誘電性材料層を形成するステップをさらに含む、請求項1の方法。
- アレイ部分および論理部分を有する、半導体基板と、
前記半導体基板の前記アレイ部分内に形成される少なくとも一つのU型半導体構造物であって、前記半導体構造物は、第一のピラーの頂部に配置される第一のソース/ドレイン領域、第二のピラーの頂部に配置される第二のソース/ドレイン領域、および前記第一のソース/ドレイン領域と前記第二のソース/ドレイン領域に接続するU型チャネルを含み、ここで、前記U型チャネルは前記半導体基板に接触する、U型半導体構造物と、
前記半導体基板の前記論理部分上に形成される少なくとも一つのトランジスタ素子であって、前記トランジスタ素子はゲート誘電体層およびゲート材料を含み、ここで、前記ゲート誘電体層は、前記第一のソース/ドレイン領域と前記第二のソース/ドレイン領域を基準としてせり上げられる、トランジスタ素子と、
を含む、装置。 - 前記少なくとも一つのトランジスタ素子はプレーナ型トランジスタである、請求項11の装置。
- 前記第一のソース/ドレイン領域と前記第二のソース/ドレイン領域は、ドープされた半導体材料の領域をさらに含む、請求項11の装置。
- 第一のU型半導体構造物は、第二のU型半導体構造物から、ディープトレンチによって分離され、ここで、前記ディープトレンチは、前記第二のピラーから前記第一のピラーを分離するシャロウトレンチより深いことを特徴とする、請求項11の装置。
- 前記ディープトレンチおよび前記シャロウトレンチは、酸化物材料によって充填される、請求項14の装置。
- 前記少なくとも一つのトランジスタ素子の垂直方向の側壁に隣接して形成されるスペーサをさらに含む、請求項11の装置。
- 前記スペーサはチッ化物材料を含む、請求項16の装置。
- 前記スペーサは前記第一のピラーの幅の半分以上の幅を持つ、請求項16の装置。
- 前記U型半導体構造物に隣接して形成される細長いスペーサをさらに含む、請求項11の装置。
- 前記細長いスペーサは、前記第二のピラーから前記第一のピラーを分離するシャロウトレンチよりも深い、中間の深さのトレンチ内に形成される、請求項19の装置。
- 前記細長いスペーサは、前記U型半導体構造物から酸化物層によって分離される、請求項19の装置。
- 前記細長いスペーサは、導電性ゲート材料を含む、請求項19の方法。
- 前記細長いスペーサは、前記第二のピラーから前記第一のピラーを分離するシャロウトレンチと交差する、請求項19の装置。
- 前記少なくとも一つのトランジスタ素子は、その上に形成される絶縁キャップ層を含ま
ない、請求項11の装置。 - 前記第一のピラーと前記第二のピラーの間に配置されるシャロウトレンチをさらに含む、請求項11の装置。
- 前記ゲート誘電体層は酸化物材料を含む、請求項11の装置。
- 前記ゲート材料は多結晶シリコン材料を含む、請求項11の装置。
- 前記ゲート材料は金属ケイ化物をさらに含む、請求項27の装置。
- 前記金属ケイ化物は、ケイ化タングステンおよびケイ化チタンからなるグループから選択される材料を含む、請求項28の方法。
- 前記第一のソース/ドレイン領域上に形成されるキャパシタと、
前記第二のソース/ドレイン領域上に形成される絶縁されたビット線と、
をさらに含む、請求項11の装置。 - 複数のシャロウトレンチおよび複数のディープトレンチを、基板アレイ領域内にパターニングするステップと、
複数の中間の深さのトレンチを、前記基板アレイ領域内にパターニングするステップであって、前記中間の深さのトレンチは、前記シャロウトレンチおよび前記ディープトレンチと交差し、前記中間の深さのトレンチ、前記シャロウトレンチ、および前記ディープトレンチは、複数のU型トランジスタ構造物を前記基板アレイ領域内に画定し、前記複数の中間の深さのトレンチはフォトリソグラフィーマスクによって画定される、ステップと、
複数のプレーナ型トランジスタ構造物を、基板論理領域内にパターニングするステップであって、前記複数のプレーナ型トランジスタ構造物は、前記フォトリソグラフィーマスクによって画定される、ステップと、
を含む、方法。 - 前記シャロウトレンチの少なくとも一つが、二つのディープトレンチの間に配置され、
前記複数のシャロウトレンチと前記複数のディープトレンチは互いに平行である、
請求項31の方法。 - 前記複数の中間の深さのトレンチをパターニングした後に、前記基板アレイ領域および前記基板論理領域上に絶縁性材料を堆積するステップと、
前記論理領域内の前記プレーナ型トランジスタ構造物を露出するために、前記絶縁性材料を平坦化するステップと、
前記基板上に金属層を堆積するステップであって、前記金属層は前記複数の露出されたプレーナ型トランジスタ構造物と接触しているステップと、
前記金属を、前記露出されたプレーナ型トランジスタ構造物と反応させるステップと、をさらに含む、請求項31の方法。 - 前記金属層はチタンを含み、前記ケイ化物領域はケイ化チタンを含む、請求項33の方法。
- 前記基板論理領域内の前記複数のプレーナ型トランジスタ構造物に隣接して、複数の側壁スペーサを形成するステップをさらに含む、請求項31の方法。
- 前記複数の側壁スペーサはチッ化シリコンを含む、請求項35の方法。
- 前記複数の側壁スペーサを形成するステップは、同時に、前記基板アレイ領域内の前記中間の深さのトレンチのためのハードマスクを画定するステップをさらに含む、請求項35の方法。
- 前記複数の側壁スペーサおよび前記マスクは同じ材料を含む、請求項37の方法。
- 前記複数のプレーナ型トランジスタ構造物は、ゲート誘電体上にシリコンを備えるゲートスタックを含む、請求項31の方法。
- 前記ゲートスタックは、前記シリコン上にケイ化物材料のストラップ領域を含む、請求項39の方法。
- 前記ケイ化物材料ストラップ領域は、ケイ化タングステンおよびケイ化チタンからなるグループから選択される材料を含む、請求項40の方法。
- 前記中間の深さのトレンチは、前記シャロウトレンチおよび前記ディープトレンチにほぼ直交する、請求項31の方法。
- 前記複数のシャロウトレンチと前記複数のディープトレンチを、スピンオン誘電性材料で充填するステップをさらに含む、請求項31の方法。
- 前記複数のシャロウトレンチと前記複数のディープトレンチを、絶縁性材料で充填するステップをさらに含む、請求項31の方法。
- 複数の細長い導電性側壁スペーサを、前記中間の深さのトレンチ内に形成するステップをさらに含む、請求項31の方法。
- 前記複数の細長い導電性側壁スペーサは半導体材料を含む、請求項45の方法。
- 前記複数のU型トランジスタ構造物は、ソース領域、ドレイン領域、および前記ソース領域と前記ドレイン領域に接続するチャネルを含み、前記チャネルは前記基板に接触している、請求項31の方法。
- 前記ソース領域は、前記複数のU型トランジスタの第一のピラーの頂上に形成され、前記ドレイン領域は、第二のピラーの頂上に形成される、請求項47の方法。
- 前記ソース領域と前記ドレイン領域は、ドープされた半導体材料を含む、請求項47の方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/366,212 US7476933B2 (en) | 2006-03-02 | 2006-03-02 | Vertical gated access transistor |
US11/366,212 | 2006-03-02 | ||
PCT/US2007/005305 WO2007103147A2 (en) | 2006-03-02 | 2007-03-01 | U-shaped transistor and corresponding manufacturing method |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2009528701A true JP2009528701A (ja) | 2009-08-06 |
JP2009528701A5 JP2009528701A5 (ja) | 2010-04-30 |
JP5282888B2 JP5282888B2 (ja) | 2013-09-04 |
Family
ID=38377328
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008557387A Active JP5282888B2 (ja) | 2006-03-02 | 2007-03-01 | U型トランジスタおよび関連する製造方法 |
Country Status (6)
Country | Link |
---|---|
US (5) | US7476933B2 (ja) |
EP (1) | EP2011147B1 (ja) |
JP (1) | JP5282888B2 (ja) |
KR (1) | KR101364780B1 (ja) |
CN (1) | CN101395714B (ja) |
WO (1) | WO2007103147A2 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019195044A (ja) * | 2018-02-14 | 2019-11-07 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | マスクをエッチングし、フィン構造を形成するための方法 |
Families Citing this family (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7547945B2 (en) | 2004-09-01 | 2009-06-16 | Micron Technology, Inc. | Transistor devices, transistor structures and semiconductor constructions |
US7282401B2 (en) | 2005-07-08 | 2007-10-16 | Micron Technology, Inc. | Method and apparatus for a self-aligned recessed access device (RAD) transistor gate |
US7867851B2 (en) | 2005-08-30 | 2011-01-11 | Micron Technology, Inc. | Methods of forming field effect transistors on substrates |
US7700441B2 (en) | 2006-02-02 | 2010-04-20 | Micron Technology, Inc. | Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array, and methods of forming integrated circuitry comprising a transistor gate array including first gates and second grounded isolation gates |
US7897058B2 (en) * | 2006-02-13 | 2011-03-01 | Asml Netherlands B.V. | Device manufacturing method and computer program product |
US7476933B2 (en) | 2006-03-02 | 2009-01-13 | Micron Technology, Inc. | Vertical gated access transistor |
US8852851B2 (en) | 2006-07-10 | 2014-10-07 | Micron Technology, Inc. | Pitch reduction technology using alternating spacer depositions during the formation of a semiconductor device and systems including same |
US7602001B2 (en) * | 2006-07-17 | 2009-10-13 | Micron Technology, Inc. | Capacitorless one transistor DRAM cell, integrated circuitry comprising an array of capacitorless one transistor DRAM cells, and method of forming lines of capacitorless one transistor DRAM cells |
US7772632B2 (en) | 2006-08-21 | 2010-08-10 | Micron Technology, Inc. | Memory arrays and methods of fabricating memory arrays |
KR100791344B1 (ko) * | 2006-08-29 | 2008-01-03 | 삼성전자주식회사 | 반도체 집적 회로 장치의 제조 방법 |
US7825460B2 (en) * | 2006-09-06 | 2010-11-02 | International Business Machines Corporation | Vertical field effect transistor arrays and methods for fabrication thereof |
US7589995B2 (en) | 2006-09-07 | 2009-09-15 | Micron Technology, Inc. | One-transistor memory cell with bias gate |
US7859050B2 (en) * | 2007-01-22 | 2010-12-28 | Micron Technology, Inc. | Memory having a vertical access device |
KR100881513B1 (ko) * | 2007-05-18 | 2009-02-05 | 주식회사 동부하이텍 | 반도체 미세패턴 형성 방법 |
US7696040B2 (en) * | 2007-05-30 | 2010-04-13 | International Business Machines Corporation | Method for fabrication of fin memory structure |
US7923373B2 (en) | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
US7856613B1 (en) | 2008-01-30 | 2010-12-21 | Cadence Design Systems, Inc. | Method for self-aligned doubled patterning lithography |
US8866254B2 (en) * | 2008-02-19 | 2014-10-21 | Micron Technology, Inc. | Devices including fin transistors robust to gate shorts and methods of making the same |
US7800965B2 (en) | 2008-03-10 | 2010-09-21 | Micron Technology, Inc. | Digit line equilibration using access devices at the edge of sub-arrays |
US7989307B2 (en) | 2008-05-05 | 2011-08-02 | Micron Technology, Inc. | Methods of forming isolated active areas, trenches, and conductive lines in semiconductor structures and semiconductor structures including the same |
US10151981B2 (en) * | 2008-05-22 | 2018-12-11 | Micron Technology, Inc. | Methods of forming structures supported by semiconductor substrates |
US7824983B2 (en) * | 2008-06-02 | 2010-11-02 | Micron Technology, Inc. | Methods of providing electrical isolation in semiconductor structures |
JP2009295785A (ja) * | 2008-06-05 | 2009-12-17 | Toshiba Corp | 半導体装置の製造方法 |
US8101497B2 (en) | 2008-09-11 | 2012-01-24 | Micron Technology, Inc. | Self-aligned trench formation |
US8796155B2 (en) | 2008-12-04 | 2014-08-05 | Micron Technology, Inc. | Methods of fabricating substrates |
US8247302B2 (en) | 2008-12-04 | 2012-08-21 | Micron Technology, Inc. | Methods of fabricating substrates |
CN101752225B (zh) * | 2008-12-04 | 2011-09-28 | 上海华虹Nec电子有限公司 | 超深沟槽的多级刻蚀与填充方法 |
US8273634B2 (en) | 2008-12-04 | 2012-09-25 | Micron Technology, Inc. | Methods of fabricating substrates |
KR101559063B1 (ko) * | 2009-02-02 | 2015-10-08 | 삼성전자주식회사 | 반도체 소자의 제조 방법 |
US8692310B2 (en) | 2009-02-09 | 2014-04-08 | Spansion Llc | Gate fringing effect based channel formation for semiconductor device |
US8268543B2 (en) | 2009-03-23 | 2012-09-18 | Micron Technology, Inc. | Methods of forming patterns on substrates |
KR101561061B1 (ko) * | 2009-04-10 | 2015-10-16 | 삼성전자주식회사 | 돌출형 소자 분리막을 가지는 반도체 소자 |
US9330934B2 (en) | 2009-05-18 | 2016-05-03 | Micron Technology, Inc. | Methods of forming patterns on substrates |
US8679967B2 (en) * | 2009-10-26 | 2014-03-25 | Sandisk 3D Llc | Apparatus and methods of forming memory lines and structures using double sidewall patterning for four times half pitch relief patterning |
US8518788B2 (en) | 2010-08-11 | 2013-08-27 | Micron Technology, Inc. | Methods of forming a plurality of capacitors |
US8455341B2 (en) | 2010-09-02 | 2013-06-04 | Micron Technology, Inc. | Methods of forming features of integrated circuitry |
KR101723864B1 (ko) * | 2010-10-08 | 2017-04-07 | 삼성전자주식회사 | 수직 채널 트랜지스터를 구비하는 반도체 장치 및 그 제조 방법 |
US8921899B2 (en) | 2010-11-19 | 2014-12-30 | Micron Technology, Inc. | Double gated 4F2 dram CHC cell and methods of fabricating the same |
KR101205118B1 (ko) * | 2011-03-11 | 2012-11-26 | 에스케이하이닉스 주식회사 | 반도체 소자 및 그 제조 방법 |
US8293615B2 (en) * | 2011-03-24 | 2012-10-23 | International Business Machines Corporation | Self-aligned dual depth isolation and method of fabrication |
US9673102B2 (en) | 2011-04-01 | 2017-06-06 | Micron Technology, Inc. | Methods of forming vertical field-effect transistor with self-aligned contacts for memory devices with planar periphery/array and intermediate structures formed thereby |
US8575032B2 (en) | 2011-05-05 | 2013-11-05 | Micron Technology, Inc. | Methods of forming a pattern on a substrate |
US8648414B2 (en) | 2011-07-01 | 2014-02-11 | Micron Technology, Inc. | Semiconductor structures including bodies of semiconductor material, devices including such structures and related methods |
US9076680B2 (en) | 2011-10-18 | 2015-07-07 | Micron Technology, Inc. | Integrated circuitry, methods of forming capacitors, and methods of forming integrated circuitry comprising an array of capacitors and circuitry peripheral to the array |
US9177794B2 (en) | 2012-01-13 | 2015-11-03 | Micron Technology, Inc. | Methods of patterning substrates |
US8912065B2 (en) * | 2012-06-15 | 2014-12-16 | Nanya Technology Corporation | Method of fabricating semiconductor device |
US8629048B1 (en) | 2012-07-06 | 2014-01-14 | Micron Technology, Inc. | Methods of forming a pattern on a substrate |
KR102013842B1 (ko) | 2013-02-08 | 2019-08-26 | 삼성전자주식회사 | 반도체 소자의 제조 방법 |
US9023695B2 (en) * | 2013-03-14 | 2015-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of patterning features of a semiconductor device |
GB2529347B (en) * | 2013-06-28 | 2019-04-17 | Intel Corp | Making a defect free fin based device in lateral epitaxy overgrowth region |
TWI530992B (zh) * | 2013-09-30 | 2016-04-21 | 華亞科技股份有限公司 | 以免光罩方式定義位元線溝槽之半導體基底及其製造方法 |
US9508719B2 (en) | 2014-11-26 | 2016-11-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin field effect transistor (FinFET) device with controlled end-to-end critical dimension and method for forming the same |
TWI638385B (zh) | 2015-03-31 | 2018-10-11 | 聯華電子股份有限公司 | 半導體裝置的圖案化結構及其製作方法 |
US9548243B1 (en) * | 2015-06-30 | 2017-01-17 | International Business Machines Corporation | Self aligned via and pillar cut for at least a self aligned double pitch |
US10388644B2 (en) | 2016-11-29 | 2019-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of manufacturing conductors and semiconductor device which includes conductors |
US11189712B2 (en) | 2019-08-22 | 2021-11-30 | International Business Machines Corporation | Formation of vertical transport field-effect transistor structure having increased effective width |
CN114420694A (zh) * | 2020-06-19 | 2022-04-29 | 福建省晋华集成电路有限公司 | 半导体存储器 |
KR20220005723A (ko) * | 2020-07-07 | 2022-01-14 | 주식회사 프로텍 | 마스크를 이용하는 구리 필러 기판 본딩 방법 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06268174A (ja) * | 1993-03-15 | 1994-09-22 | Toshiba Corp | 半導体装置 |
JP2002530872A (ja) * | 1998-11-18 | 2002-09-17 | インフィネオン テクノロジース アクチエンゲゼルシャフト | 電界効果制御型トランジスタおよびその製造方法 |
JP2004214379A (ja) * | 2002-12-27 | 2004-07-29 | Toshiba Corp | 半導体装置、ダイナミック型半導体記憶装置及び半導体装置の製造方法 |
JP2005039270A (ja) * | 2003-07-14 | 2005-02-10 | Samsung Electronics Co Ltd | メモリ素子およびその製造方法 |
US20050151206A1 (en) * | 2003-12-30 | 2005-07-14 | Schwerin Ulrike G. | Transistor structure with a curved channel, memory cell and memory cell array for DRAMs, and methods for fabricating a DRAM |
JP2008511997A (ja) * | 2004-09-01 | 2008-04-17 | マイクロン テクノロジー,インコーポレイテッド | 縦型のu字形トランジスタを有するdramセル |
Family Cites Families (208)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4234362A (en) | 1978-11-03 | 1980-11-18 | International Business Machines Corporation | Method for forming an insulator between layers of conductive material |
US4508579A (en) * | 1981-03-30 | 1985-04-02 | International Business Machines Corporation | Lateral device structures using self-aligned fabrication techniques |
US4432132A (en) * | 1981-12-07 | 1984-02-21 | Bell Telephone Laboratories, Incorporated | Formation of sidewall oxide layers by reactive oxygen ion etching to define submicron features |
US4419809A (en) | 1981-12-30 | 1983-12-13 | International Business Machines Corporation | Fabrication process of sub-micrometer channel length MOSFETs |
DE3242113A1 (de) * | 1982-11-13 | 1984-05-24 | Ibm Deutschland Gmbh, 7000 Stuttgart | Verfahren zur herstellung einer duennen dielektrischen isolation in einem siliciumhalbleiterkoerper |
US4716131A (en) | 1983-11-28 | 1987-12-29 | Nec Corporation | Method of manufacturing semiconductor device having polycrystalline silicon layer with metal silicide film |
US4570325A (en) * | 1983-12-16 | 1986-02-18 | Kabushiki Kaisha Toshiba | Manufacturing a field oxide region for a semiconductor device |
US4984039A (en) * | 1985-05-03 | 1991-01-08 | Texas Instruments Incorporated | Tapered trench structure and process |
US4648937A (en) * | 1985-10-30 | 1987-03-10 | International Business Machines Corporation | Method of preventing asymmetric etching of lines in sub-micrometer range sidewall images transfer |
GB8528967D0 (en) | 1985-11-25 | 1986-01-02 | Plessey Co Plc | Semiconductor device manufacture |
US5514885A (en) * | 1986-10-09 | 1996-05-07 | Myrick; James J. | SOI methods and apparatus |
US4838991A (en) * | 1987-10-30 | 1989-06-13 | International Business Machines Corporation | Process for defining organic sidewall structures |
US4776922A (en) * | 1987-10-30 | 1988-10-11 | International Business Machines Corporation | Formation of variable-width sidewall structures |
US5328810A (en) * | 1990-05-07 | 1994-07-12 | Micron Technology, Inc. | Method for reducing, by a factor or 2-N, the minimum masking pitch of a photolithographic process |
US5013680A (en) * | 1990-07-18 | 1991-05-07 | Micron Technology, Inc. | Process for fabricating a DRAM array having feature widths that transcend the resolution limit of available photolithography |
US5053105A (en) | 1990-07-19 | 1991-10-01 | Micron Technology, Inc. | Process for creating an etch mask suitable for deep plasma etches employing self-aligned silicidation of a metal layer masked with a silicon dioxide template |
US5047117A (en) | 1990-09-26 | 1991-09-10 | Micron Technology, Inc. | Method of forming a narrow self-aligned, annular opening in a masking layer |
DE4034612A1 (de) | 1990-10-31 | 1992-05-07 | Huels Chemische Werke Ag | Verfahren zur herstellung von methacryloxy- oder acryloxygruppen enthaltenden organosilanen |
IT1243919B (it) | 1990-11-20 | 1994-06-28 | Cons Ric Microelettronica | Procedimento per l'ottenimento di solchi submicrometrici planarizzati in circuiti integrati realizzati con tecnologia ulsi |
GB9105767D0 (en) * | 1991-03-19 | 1991-11-06 | British Aerospace | Wing root design of forward swept wings |
US5208172A (en) | 1992-03-02 | 1993-05-04 | Motorola, Inc. | Method for forming a raised vertical transistor |
US5315142A (en) * | 1992-03-23 | 1994-05-24 | International Business Machines Corporation | High performance trench EEPROM cell |
JPH05343370A (ja) | 1992-06-10 | 1993-12-24 | Toshiba Corp | 微細パタ−ンの形成方法 |
US5330879A (en) * | 1992-07-16 | 1994-07-19 | Micron Technology, Inc. | Method for fabrication of close-tolerance lines and sharp emission tips on a semiconductor wafer |
JPH0677480A (ja) * | 1992-08-24 | 1994-03-18 | Hitachi Ltd | 半導体装置 |
US5319753A (en) * | 1992-09-29 | 1994-06-07 | Zilog, Inc. | Queued interrupt mechanism with supplementary command/status/message information |
DE4236609A1 (de) | 1992-10-29 | 1994-05-05 | Siemens Ag | Verfahren zur Erzeugung einer Struktur in der Oberfläche eines Substrats |
US5407785A (en) | 1992-12-18 | 1995-04-18 | Vlsi Technology, Inc. | Method for generating dense lines on a semiconductor wafer using phase-shifting and multiple exposures |
US5470661A (en) | 1993-01-07 | 1995-11-28 | International Business Machines Corporation | Diamond-like carbon films from a hydrocarbon helium plasma |
JPH06318680A (ja) * | 1993-05-10 | 1994-11-15 | Nec Corp | 半導体記憶装置およびその製造方法 |
US6042998A (en) * | 1993-09-30 | 2000-03-28 | The University Of New Mexico | Method and apparatus for extending spatial frequencies in photolithography images |
KR970009054B1 (ko) | 1993-12-29 | 1997-06-03 | 현대전자산업 주식회사 | 평면구조 모스 트랜지스터 및 그 제조방법 |
JP3720064B2 (ja) * | 1994-01-20 | 2005-11-24 | 株式会社ルネサステクノロジ | 半導体集積回路 |
JPH0855920A (ja) | 1994-08-15 | 1996-02-27 | Toshiba Corp | 半導体装置の製造方法 |
JPH0855908A (ja) | 1994-08-17 | 1996-02-27 | Toshiba Corp | 半導体装置 |
US5600153A (en) | 1994-10-07 | 1997-02-04 | Micron Technology, Inc. | Conductive polysilicon lines and thin film transistors |
US5795830A (en) * | 1995-06-06 | 1998-08-18 | International Business Machines Corporation | Reducing pitch with continuously adjustable line and space dimensions |
KR100190757B1 (ko) | 1995-06-30 | 1999-06-01 | 김영환 | 모스 전계 효과 트랜지스터 형성방법 |
JP3393286B2 (ja) | 1995-09-08 | 2003-04-07 | ソニー株式会社 | パターンの形成方法 |
US5789320A (en) | 1996-04-23 | 1998-08-04 | International Business Machines Corporation | Plating of noble metal electrodes for DRAM and FRAM |
JPH09293793A (ja) * | 1996-04-26 | 1997-11-11 | Mitsubishi Electric Corp | 薄膜トランジスタを有する半導体装置およびその製造方法 |
JP3164026B2 (ja) * | 1996-08-21 | 2001-05-08 | 日本電気株式会社 | 半導体装置及びその製造方法 |
US5989998A (en) * | 1996-08-29 | 1999-11-23 | Matsushita Electric Industrial Co., Ltd. | Method of forming interlayer insulating film |
US5817560A (en) * | 1996-09-12 | 1998-10-06 | Advanced Micro Devices, Inc. | Ultra short trench transistors and process for making same |
US5998256A (en) | 1996-11-01 | 1999-12-07 | Micron Technology, Inc. | Semiconductor processing methods of forming devices on a substrate, forming device arrays on a substrate, forming conductive lines on a substrate, and forming capacitor arrays on a substrate, and integrated circuitry |
US6395613B1 (en) | 2000-08-30 | 2002-05-28 | Micron Technology, Inc. | Semiconductor processing methods of forming a plurality of capacitors on a substrate, bit line contacts and method of forming bit line contacts |
US5679591A (en) * | 1996-12-16 | 1997-10-21 | Taiwan Semiconductor Manufacturing Company, Ltd | Method of making raised-bitline contactless trenched flash memory cell |
US5981333A (en) | 1997-02-11 | 1999-11-09 | Micron Technology, Inc. | Methods of forming capacitors and DRAM arrays |
US6214727B1 (en) | 1997-02-11 | 2001-04-10 | Micron Technology, Inc. | Conductive electrical contacts, capacitors, DRAMs, and integrated circuitry, and methods of forming conductive electrical contacts, capacitors, DRAMs, and integrated circuitry |
US6309975B1 (en) * | 1997-03-14 | 2001-10-30 | Micron Technology, Inc. | Methods of making implanted structures |
US6288431B1 (en) * | 1997-04-04 | 2001-09-11 | Nippon Steel Corporation | Semiconductor device and a method of manufacturing the same |
US6063688A (en) * | 1997-09-29 | 2000-05-16 | Intel Corporation | Fabrication of deep submicron structures and quantum wire transistors using hard-mask transistor width definition |
US6143476A (en) | 1997-12-12 | 2000-11-07 | Applied Materials Inc | Method for high temperature etching of patterned layers using an organic mask stack |
DE59814170D1 (de) * | 1997-12-17 | 2008-04-03 | Qimonda Ag | Speicherzellenanordnung und Verfahren zu deren Herstellung |
US6291334B1 (en) * | 1997-12-19 | 2001-09-18 | Applied Materials, Inc. | Etch stop layer for dual damascene process |
US6004862A (en) | 1998-01-20 | 1999-12-21 | Advanced Micro Devices, Inc. | Core array and periphery isolation technique |
JP2975917B2 (ja) * | 1998-02-06 | 1999-11-10 | 株式会社半導体プロセス研究所 | 半導体装置の製造方法及び半導体装置の製造装置 |
US5933725A (en) * | 1998-05-27 | 1999-08-03 | Vanguard International Semiconductor Corporation | Word line resistance reduction method and design for high density memory with relaxed metal pitch |
US6245662B1 (en) * | 1998-07-23 | 2001-06-12 | Applied Materials, Inc. | Method of producing an interconnect structure for an integrated circuit |
US6191444B1 (en) * | 1998-09-03 | 2001-02-20 | Micron Technology, Inc. | Mini flash process and circuit |
US6319782B1 (en) | 1998-09-10 | 2001-11-20 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method of fabricating the same |
US6333866B1 (en) * | 1998-09-28 | 2001-12-25 | Texas Instruments Incorporated | Semiconductor device array having dense memory cell array and heirarchical bit line scheme |
US6071789A (en) * | 1998-11-10 | 2000-06-06 | Vanguard International Semiconductor Corporation | Method for simultaneously fabricating a DRAM capacitor and metal interconnections |
US6271141B2 (en) * | 1999-03-23 | 2001-08-07 | Micron Technology, Inc. | Methods of forming materials over uneven surface topologies, and methods of forming insulative materials over and between conductive lines |
US6211044B1 (en) * | 1999-04-12 | 2001-04-03 | Advanced Micro Devices | Process for fabricating a semiconductor device component using a selective silicidation reaction |
US6159801A (en) * | 1999-04-26 | 2000-12-12 | Taiwan Semiconductor Manufacturing Company | Method to increase coupling ratio of source to floating gate in split-gate flash |
US6110837A (en) | 1999-04-28 | 2000-08-29 | Worldwide Semiconductor Manufacturing Corp. | Method for forming a hard mask of half critical dimension |
US6136662A (en) * | 1999-05-13 | 2000-10-24 | Lsi Logic Corporation | Semiconductor wafer having a layer-to-layer alignment mark and method for fabricating the same |
DE19928781C1 (de) | 1999-06-23 | 2000-07-06 | Siemens Ag | DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
JP2001077196A (ja) | 1999-09-08 | 2001-03-23 | Sony Corp | 半導体装置の製造方法 |
US6282113B1 (en) * | 1999-09-29 | 2001-08-28 | International Business Machines Corporation | Four F-squared gapless dual layer bitline DRAM array architecture |
US6362057B1 (en) * | 1999-10-26 | 2002-03-26 | Motorola, Inc. | Method for forming a semiconductor device |
US6582891B1 (en) * | 1999-12-02 | 2003-06-24 | Axcelis Technologies, Inc. | Process for reducing edge roughness in patterned photoresist |
KR100311050B1 (ko) | 1999-12-14 | 2001-11-05 | 윤종용 | 커패시터의 전극 제조 방법 |
JP2001175073A (ja) * | 1999-12-14 | 2001-06-29 | Canon Inc | 現像剤担持体、現像装置及びプロセスカートリッジ並びに画像形成装置 |
US6573030B1 (en) * | 2000-02-17 | 2003-06-03 | Applied Materials, Inc. | Method for depositing an amorphous carbon layer |
US6967140B2 (en) | 2000-03-01 | 2005-11-22 | Intel Corporation | Quantum wire gate device and method of making same |
US6297554B1 (en) * | 2000-03-10 | 2001-10-02 | United Microelectronics Corp. | Dual damascene interconnect structure with reduced parasitic capacitance |
US6423474B1 (en) * | 2000-03-21 | 2002-07-23 | Micron Technology, Inc. | Use of DARC and BARC in flash memory processing |
JP3805603B2 (ja) | 2000-05-29 | 2006-08-02 | 富士通株式会社 | 半導体装置及びその製造方法 |
US6431887B1 (en) | 2000-05-31 | 2002-08-13 | Tyco Electronics Corporation | Electrical connector assembly with an EMI shielded plug and grounding latch member |
US6632741B1 (en) * | 2000-07-19 | 2003-10-14 | International Business Machines Corporation | Self-trimming method on looped patterns |
US6455372B1 (en) * | 2000-08-14 | 2002-09-24 | Micron Technology, Inc. | Nucleation for improved flash erase characteristics |
US6348380B1 (en) * | 2000-08-25 | 2002-02-19 | Micron Technology, Inc. | Use of dilute steam ambient for improvement of flash devices |
SE517275C2 (sv) | 2000-09-20 | 2002-05-21 | Obducat Ab | Sätt vid våtetsning av ett substrat |
US6335257B1 (en) | 2000-09-29 | 2002-01-01 | Vanguard International Semiconductor Corporation | Method of making pillar-type structure on semiconductor substrate |
US6340614B1 (en) | 2000-10-03 | 2002-01-22 | Vanguard International Semiconductor Corporation | Method of forming a DRAM cell |
US6483154B1 (en) * | 2000-10-05 | 2002-11-19 | Advanced Micro Devices, Inc. | Nitrogen oxide plasma treatment for reduced nickel silicide bridging |
US6667237B1 (en) | 2000-10-12 | 2003-12-23 | Vram Technologies, Llc | Method and apparatus for patterning fine dimensions |
JP2002124585A (ja) * | 2000-10-17 | 2002-04-26 | Hitachi Ltd | 不揮発性半導体記憶装置およびその製造方法 |
US6534243B1 (en) | 2000-10-23 | 2003-03-18 | Advanced Micro Devices, Inc. | Chemical feature doubling process |
US6926843B2 (en) * | 2000-11-30 | 2005-08-09 | International Business Machines Corporation | Etching of hard masks |
US6664028B2 (en) | 2000-12-04 | 2003-12-16 | United Microelectronics Corp. | Method of forming opening in wafer layer |
JP2002203913A (ja) | 2000-12-28 | 2002-07-19 | Hitachi Ltd | 半導体記憶装置の製造方法および半導体記憶装置 |
US6531727B2 (en) * | 2001-02-09 | 2003-03-11 | Micron Technology, Inc. | Open bit line DRAM with ultra thin body transistors |
US6424001B1 (en) * | 2001-02-09 | 2002-07-23 | Micron Technology, Inc. | Flash memory with ultra thin vertical body transistors |
US6597203B2 (en) * | 2001-03-14 | 2003-07-22 | Micron Technology, Inc. | CMOS gate array with vertical transistors |
US6545904B2 (en) * | 2001-03-16 | 2003-04-08 | Micron Technology, Inc. | 6f2 dram array, a dram array formed on a semiconductive substrate, a method of forming memory cells in a 6f2 dram array and a method of isolating a single row of memory cells in a 6f2 dram array |
US7176109B2 (en) | 2001-03-23 | 2007-02-13 | Micron Technology, Inc. | Method for forming raised structures by controlled selective epitaxial growth of facet using spacer |
US6475867B1 (en) | 2001-04-02 | 2002-11-05 | Advanced Micro Devices, Inc. | Method of forming integrated circuit features by oxidation of titanium hard mask |
US6548347B2 (en) * | 2001-04-12 | 2003-04-15 | Micron Technology, Inc. | Method of forming minimally spaced word lines |
US6740594B2 (en) | 2001-05-31 | 2004-05-25 | Infineon Technologies Ag | Method for removing carbon-containing polysilane from a semiconductor without stripping |
US6960806B2 (en) | 2001-06-21 | 2005-11-01 | International Business Machines Corporation | Double gated vertical transistor with different first and second gate materials |
US6737333B2 (en) * | 2001-07-03 | 2004-05-18 | Texas Instruments Incorporated | Semiconductor device isolation structure and method of forming |
JP2003031686A (ja) * | 2001-07-16 | 2003-01-31 | Sony Corp | 半導体記憶装置およびその製造方法 |
US6522584B1 (en) * | 2001-08-02 | 2003-02-18 | Micron Technology, Inc. | Programming methods for multi-level flash EEPROMs |
US6599684B2 (en) * | 2001-08-13 | 2003-07-29 | Eastman Kodak Company | Color photothermographic element comprising a dye-forming system for forming a novel infrared dye |
US6744094B2 (en) * | 2001-08-24 | 2004-06-01 | Micron Technology Inc. | Floating gate transistor with horizontal gate layers stacked next to vertical body |
TW497138B (en) * | 2001-08-28 | 2002-08-01 | Winbond Electronics Corp | Method for improving consistency of critical dimension |
DE10142590A1 (de) * | 2001-08-31 | 2003-04-03 | Infineon Technologies Ag | Verfahren zur Seitenwandverstärkung von Resiststrukturen und zur Herstellung von Strukturen mit reduzierter Strukturgröße |
JP2003133437A (ja) | 2001-10-24 | 2003-05-09 | Hitachi Ltd | 半導体装置の製造方法および半導体装置 |
JP2003168749A (ja) | 2001-12-03 | 2003-06-13 | Hitachi Ltd | 不揮発性半導体記憶装置及びその製造方法 |
US7226853B2 (en) * | 2001-12-26 | 2007-06-05 | Applied Materials, Inc. | Method of forming a dual damascene structure utilizing a three layer hard mask structure |
TW576864B (en) | 2001-12-28 | 2004-02-21 | Toshiba Corp | Method for manufacturing a light-emitting device |
US6638441B2 (en) * | 2002-01-07 | 2003-10-28 | Macronix International Co., Ltd. | Method for pitch reduction |
DE10207131B4 (de) * | 2002-02-20 | 2007-12-20 | Infineon Technologies Ag | Verfahren zur Bildung einer Hartmaske in einer Schicht auf einer flachen Scheibe |
US6759180B2 (en) | 2002-04-23 | 2004-07-06 | Hewlett-Packard Development Company, L.P. | Method of fabricating sub-lithographic sized line and space patterns for nano-imprinting lithography |
US6806123B2 (en) | 2002-04-26 | 2004-10-19 | Micron Technology, Inc. | Methods of forming isolation regions associated with semiconductor constructions |
US20030207584A1 (en) | 2002-05-01 | 2003-11-06 | Swaminathan Sivakumar | Patterning tighter and looser pitch geometries |
US6951709B2 (en) * | 2002-05-03 | 2005-10-04 | Micron Technology, Inc. | Method of fabricating a semiconductor multilevel interconnect structure |
US6602779B1 (en) * | 2002-05-13 | 2003-08-05 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for forming low dielectric constant damascene structure while employing carbon doped silicon oxide planarizing stop layer |
US6900521B2 (en) * | 2002-06-10 | 2005-05-31 | Micron Technology, Inc. | Vertical transistors and output prediction logic circuits containing same |
US6734107B2 (en) * | 2002-06-12 | 2004-05-11 | Macronix International Co., Ltd. | Pitch reduction in semiconductor fabrication |
US6559017B1 (en) | 2002-06-13 | 2003-05-06 | Advanced Micro Devices, Inc. | Method of using amorphous carbon as spacer material in a disposable spacer process |
KR100476924B1 (ko) | 2002-06-14 | 2005-03-17 | 삼성전자주식회사 | 반도체 장치의 미세 패턴 형성 방법 |
US6777725B2 (en) * | 2002-06-14 | 2004-08-17 | Ingentix Gmbh & Co. Kg | NROM memory circuit with recessed bitline |
US6924191B2 (en) | 2002-06-20 | 2005-08-02 | Applied Materials, Inc. | Method for fabricating a gate structure of a field effect transistor |
US20030235076A1 (en) | 2002-06-21 | 2003-12-25 | Micron Technology, Inc. | Multistate NROM having a storage density much greater than 1 Bit per 1F2 |
WO2004003977A2 (en) | 2002-06-27 | 2004-01-08 | Advanced Micro Devices, Inc. | Method of defining the dimensions of circuit elements by using spacer deposition techniques |
US6835663B2 (en) | 2002-06-28 | 2004-12-28 | Infineon Technologies Ag | Hardmask of amorphous carbon-hydrogen (a-C:H) layers with tunable etch resistivity |
US6689695B1 (en) * | 2002-06-28 | 2004-02-10 | Taiwan Semiconductor Manufacturing Company | Multi-purpose composite mask for dual damascene patterning |
US20040018738A1 (en) | 2002-07-22 | 2004-01-29 | Wei Liu | Method for fabricating a notch gate structure of a field effect transistor |
US6734063B2 (en) * | 2002-07-22 | 2004-05-11 | Infineon Technologies Ag | Non-volatile memory cell and fabrication method |
US6913871B2 (en) | 2002-07-23 | 2005-07-05 | Intel Corporation | Fabricating sub-resolution structures in planar lightwave devices |
US6800930B2 (en) | 2002-07-31 | 2004-10-05 | Micron Technology, Inc. | Semiconductor dice having back side redistribution layer accessed using through-silicon vias, and assemblies |
US6764949B2 (en) * | 2002-07-31 | 2004-07-20 | Advanced Micro Devices, Inc. | Method for reducing pattern deformation and photoresist poisoning in semiconductor device fabrication |
US6673684B1 (en) * | 2002-07-31 | 2004-01-06 | Advanced Micro Devices, Inc. | Use of diamond as a hard mask material |
US6939808B2 (en) * | 2002-08-02 | 2005-09-06 | Applied Materials, Inc. | Undoped and fluorinated amorphous carbon film as pattern mask for metal etch |
US7071043B2 (en) * | 2002-08-15 | 2006-07-04 | Micron Technology, Inc. | Methods of forming a field effect transistor having source/drain material over insulative material |
US6888187B2 (en) * | 2002-08-26 | 2005-05-03 | International Business Machines Corporation | DRAM cell with enhanced SER immunity |
US6566280B1 (en) | 2002-08-26 | 2003-05-20 | Intel Corporation | Forming polymer features on a substrate |
US6794699B2 (en) | 2002-08-29 | 2004-09-21 | Micron Technology Inc | Annular gate and technique for fabricating an annular gate |
US7205598B2 (en) | 2002-08-29 | 2007-04-17 | Micron Technology, Inc. | Random access memory device utilizing a vertically oriented select transistor |
US6756284B2 (en) * | 2002-09-18 | 2004-06-29 | Silicon Storage Technology, Inc. | Method for forming a sublithographic opening in a semiconductor process |
US6706571B1 (en) * | 2002-10-22 | 2004-03-16 | Advanced Micro Devices, Inc. | Method for forming multiple structures in a semiconductor device |
US6888755B2 (en) | 2002-10-28 | 2005-05-03 | Sandisk Corporation | Flash memory cell arrays having dual control gates per memory cell charge storage element |
US6804142B2 (en) * | 2002-11-12 | 2004-10-12 | Micron Technology, Inc. | 6F2 3-transistor DRAM gain cell |
US7119020B2 (en) | 2002-12-04 | 2006-10-10 | Matsushita Electric Industrial Co., Ltd. | Method for fabricating semiconductor device |
US6686245B1 (en) * | 2002-12-20 | 2004-02-03 | Motorola, Inc. | Vertical MOSFET with asymmetric gate structure |
US7304336B2 (en) | 2003-02-13 | 2007-12-04 | Massachusetts Institute Of Technology | FinFET structure and method to make the same |
DE10362018B4 (de) * | 2003-02-14 | 2007-03-08 | Infineon Technologies Ag | Anordnung und Verfahren zur Herstellung von vertikalen Transistorzellen und transistorgesteuerten Speicherzellen |
US7084076B2 (en) | 2003-02-27 | 2006-08-01 | Samsung Electronics, Co., Ltd. | Method for forming silicon dioxide film using siloxane |
US7015124B1 (en) | 2003-04-28 | 2006-03-21 | Advanced Micro Devices, Inc. | Use of amorphous carbon for gate patterning |
US6773998B1 (en) * | 2003-05-20 | 2004-08-10 | Advanced Micro Devices, Inc. | Modified film stack and patterning strategy for stress compensation and prevention of pattern distortion in amorphous carbon gate patterning |
JP4578785B2 (ja) | 2003-05-21 | 2010-11-10 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
US6835662B1 (en) | 2003-07-14 | 2004-12-28 | Advanced Micro Devices, Inc. | Partially de-coupled core and periphery gate module process |
DE10332725A1 (de) | 2003-07-18 | 2005-02-24 | Forschungszentrum Jülich GmbH | Verfahren zur selbstjustierenden Verkleinerung von Strukturen |
US6972988B1 (en) | 2003-08-08 | 2005-12-06 | Micron Technology, Inc. | State save-on-power-down using GMR non-volatile elements |
US7105431B2 (en) * | 2003-08-22 | 2006-09-12 | Micron Technology, Inc. | Masking methods |
US6844591B1 (en) * | 2003-09-17 | 2005-01-18 | Micron Technology, Inc. | Method of forming DRAM access transistors |
DE10345455A1 (de) | 2003-09-30 | 2005-05-04 | Infineon Technologies Ag | Verfahren zum Erzeugen einer Hartmaske und Hartmasken-Anordnung |
KR100536801B1 (ko) | 2003-10-01 | 2005-12-14 | 동부아남반도체 주식회사 | 반도체 소자 및 그 제조 방법 |
US6867116B1 (en) | 2003-11-10 | 2005-03-15 | Macronix International Co., Ltd. | Fabrication method of sub-resolution pitch for integrated circuits |
US6998332B2 (en) | 2004-01-08 | 2006-02-14 | International Business Machines Corporation | Method of independent P and N gate length control of FET device made by sidewall image transfer technique |
US6875703B1 (en) | 2004-01-20 | 2005-04-05 | International Business Machines Corporation | Method for forming quadruple density sidewall image transfer (SIT) structures |
US7372091B2 (en) | 2004-01-27 | 2008-05-13 | Micron Technology, Inc. | Selective epitaxy vertical integrated circuit components |
US7064078B2 (en) | 2004-01-30 | 2006-06-20 | Applied Materials | Techniques for the use of amorphous carbon (APF) for various etch and litho integration scheme |
KR100577565B1 (ko) | 2004-02-23 | 2006-05-08 | 삼성전자주식회사 | 핀 전계효과 트랜지스터의 제조방법 |
US7030012B2 (en) | 2004-03-10 | 2006-04-18 | International Business Machines Corporation | Method for manufacturing tungsten/polysilicon word line structure in vertical DRAM |
US8486287B2 (en) | 2004-03-19 | 2013-07-16 | The Regents Of The University Of California | Methods for fabrication of positional and compositionally controlled nanostructures on substrate |
US7098105B2 (en) | 2004-05-26 | 2006-08-29 | Micron Technology, Inc. | Methods for forming semiconductor structures |
US7183205B2 (en) | 2004-06-08 | 2007-02-27 | Macronix International Co., Ltd. | Method of pitch dimension shrinkage |
US7473644B2 (en) | 2004-07-01 | 2009-01-06 | Micron Technology, Inc. | Method for forming controlled geometry hardmasks including subresolution elements |
DE102004036461A1 (de) * | 2004-07-28 | 2006-02-16 | Infineon Technologies Ag | Elektronische Datenspeichervorrichtung für hohen Lesestrom |
KR100704470B1 (ko) | 2004-07-29 | 2007-04-10 | 주식회사 하이닉스반도체 | 비결정성 탄소막을 희생 하드마스크로 이용하는반도체소자 제조 방법 |
US7151040B2 (en) | 2004-08-31 | 2006-12-19 | Micron Technology, Inc. | Methods for increasing photo alignment margins |
US7910288B2 (en) * | 2004-09-01 | 2011-03-22 | Micron Technology, Inc. | Mask material conversion |
US7115525B2 (en) * | 2004-09-02 | 2006-10-03 | Micron Technology, Inc. | Method for integrated circuit fabrication using pitch multiplication |
US7655387B2 (en) * | 2004-09-02 | 2010-02-02 | Micron Technology, Inc. | Method to align mask patterns |
KR100614651B1 (ko) * | 2004-10-11 | 2006-08-22 | 삼성전자주식회사 | 회로 패턴의 노광을 위한 장치 및 방법, 사용되는포토마스크 및 그 설계 방법, 그리고 조명계 및 그 구현방법 |
US7208379B2 (en) | 2004-11-29 | 2007-04-24 | Texas Instruments Incorporated | Pitch multiplication process |
KR100596795B1 (ko) | 2004-12-16 | 2006-07-05 | 주식회사 하이닉스반도체 | 반도체 소자의 캐패시터 및 그 형성방법 |
US7271107B2 (en) | 2005-02-03 | 2007-09-18 | Lam Research Corporation | Reduction of feature critical dimensions using multiple masks |
US7323379B2 (en) | 2005-02-03 | 2008-01-29 | Mosys, Inc. | Fabrication process for increased capacitance in an embedded DRAM memory |
US7253118B2 (en) * | 2005-03-15 | 2007-08-07 | Micron Technology, Inc. | Pitch reduced patterns relative to photolithography features |
US7431927B2 (en) * | 2005-03-24 | 2008-10-07 | Epitomics, Inc. | TNFα-neutralizing antibodies |
US7611944B2 (en) | 2005-03-28 | 2009-11-03 | Micron Technology, Inc. | Integrated circuit fabrication |
KR100640639B1 (ko) | 2005-04-19 | 2006-10-31 | 삼성전자주식회사 | 미세콘택을 포함하는 반도체소자 및 그 제조방법 |
US7429536B2 (en) | 2005-05-23 | 2008-09-30 | Micron Technology, Inc. | Methods for forming arrays of small, closely spaced features |
US7547599B2 (en) | 2005-05-26 | 2009-06-16 | Micron Technology, Inc. | Multi-state memory cell |
US7560390B2 (en) | 2005-06-02 | 2009-07-14 | Micron Technology, Inc. | Multiple spacer steps for pitch multiplication |
US7396781B2 (en) | 2005-06-09 | 2008-07-08 | Micron Technology, Inc. | Method and apparatus for adjusting feature size and position |
US7541632B2 (en) * | 2005-06-14 | 2009-06-02 | Micron Technology, Inc. | Relaxed-pitch method of aligning active area to digit line |
US7413981B2 (en) | 2005-07-29 | 2008-08-19 | Micron Technology, Inc. | Pitch doubled circuit layout |
US7291560B2 (en) | 2005-08-01 | 2007-11-06 | Infineon Technologies Ag | Method of production pitch fractionizations in semiconductor technology |
US7816262B2 (en) | 2005-08-30 | 2010-10-19 | Micron Technology, Inc. | Method and algorithm for random half pitched interconnect layout with constant spacing |
US7829262B2 (en) | 2005-08-31 | 2010-11-09 | Micron Technology, Inc. | Method of forming pitch multipled contacts |
US7572572B2 (en) | 2005-09-01 | 2009-08-11 | Micron Technology, Inc. | Methods for forming arrays of small, closely spaced features |
US7759197B2 (en) | 2005-09-01 | 2010-07-20 | Micron Technology, Inc. | Method of forming isolated features using pitch multiplication |
US7393789B2 (en) | 2005-09-01 | 2008-07-01 | Micron Technology, Inc. | Protective coating for planarization |
US7687342B2 (en) | 2005-09-01 | 2010-03-30 | Micron Technology, Inc. | Method of manufacturing a memory device |
US7776744B2 (en) | 2005-09-01 | 2010-08-17 | Micron Technology, Inc. | Pitch multiplication spacers and methods of forming the same |
US8716772B2 (en) * | 2005-12-28 | 2014-05-06 | Micron Technology, Inc. | DRAM cell design with folded digitline sense amplifier |
US7476933B2 (en) * | 2006-03-02 | 2009-01-13 | Micron Technology, Inc. | Vertical gated access transistor |
US7842558B2 (en) | 2006-03-02 | 2010-11-30 | Micron Technology, Inc. | Masking process for simultaneously patterning separate regions |
US20070210449A1 (en) | 2006-03-07 | 2007-09-13 | Dirk Caspary | Memory device and an array of conductive lines and methods of making the same |
US7537866B2 (en) | 2006-05-24 | 2009-05-26 | Synopsys, Inc. | Patterning a single integrated circuit layer using multiple masks and multiple masking layers |
US8129289B2 (en) | 2006-10-05 | 2012-03-06 | Micron Technology, Inc. | Method to deposit conformal low temperature SiO2 |
-
2006
- 2006-03-02 US US11/366,212 patent/US7476933B2/en active Active
-
2007
- 2007-03-01 JP JP2008557387A patent/JP5282888B2/ja active Active
- 2007-03-01 WO PCT/US2007/005305 patent/WO2007103147A2/en active Application Filing
- 2007-03-01 KR KR1020087024116A patent/KR101364780B1/ko active IP Right Grant
- 2007-03-01 CN CN2007800071397A patent/CN101395714B/zh active Active
- 2007-03-01 EP EP07752033.6A patent/EP2011147B1/en active Active
-
2008
- 2008-11-26 US US12/324,701 patent/US7736980B2/en active Active
-
2010
- 2010-05-24 US US12/785,712 patent/US8039348B2/en active Active
-
2011
- 2011-10-13 US US13/272,679 patent/US8592898B2/en active Active
-
2013
- 2013-11-21 US US14/086,147 patent/US9184161B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06268174A (ja) * | 1993-03-15 | 1994-09-22 | Toshiba Corp | 半導体装置 |
JP2002530872A (ja) * | 1998-11-18 | 2002-09-17 | インフィネオン テクノロジース アクチエンゲゼルシャフト | 電界効果制御型トランジスタおよびその製造方法 |
JP2004214379A (ja) * | 2002-12-27 | 2004-07-29 | Toshiba Corp | 半導体装置、ダイナミック型半導体記憶装置及び半導体装置の製造方法 |
JP2005039270A (ja) * | 2003-07-14 | 2005-02-10 | Samsung Electronics Co Ltd | メモリ素子およびその製造方法 |
US20050151206A1 (en) * | 2003-12-30 | 2005-07-14 | Schwerin Ulrike G. | Transistor structure with a curved channel, memory cell and memory cell array for DRAMs, and methods for fabricating a DRAM |
JP2008511997A (ja) * | 2004-09-01 | 2008-04-17 | マイクロン テクノロジー,インコーポレイテッド | 縦型のu字形トランジスタを有するdramセル |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019195044A (ja) * | 2018-02-14 | 2019-11-07 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | マスクをエッチングし、フィン構造を形成するための方法 |
Also Published As
Publication number | Publication date |
---|---|
US7736980B2 (en) | 2010-06-15 |
CN101395714B (zh) | 2013-06-05 |
US8592898B2 (en) | 2013-11-26 |
US20120049246A1 (en) | 2012-03-01 |
KR20090003303A (ko) | 2009-01-09 |
US20090104744A1 (en) | 2009-04-23 |
US20100230733A1 (en) | 2010-09-16 |
CN101395714A (zh) | 2009-03-25 |
US7476933B2 (en) | 2009-01-13 |
KR101364780B1 (ko) | 2014-02-21 |
WO2007103147A3 (en) | 2007-11-01 |
EP2011147B1 (en) | 2020-09-09 |
US8039348B2 (en) | 2011-10-18 |
JP5282888B2 (ja) | 2013-09-04 |
US9184161B2 (en) | 2015-11-10 |
WO2007103147A2 (en) | 2007-09-13 |
US20070205443A1 (en) | 2007-09-06 |
US20140077295A1 (en) | 2014-03-20 |
EP2011147A2 (en) | 2009-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5282888B2 (ja) | U型トランジスタおよび関連する製造方法 | |
US8772840B2 (en) | Memory device comprising an array portion and a logic portion | |
KR101038870B1 (ko) | 연직의 유자형 트랜지스터를 구비하는 디램 셀 | |
TWI396252B (zh) | 提供電性隔離之方法及包含該方法之半導體結構 | |
JP2001044390A (ja) | 結晶軸と位置合わせされた垂直側壁デバイスおよびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100226 Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20100226 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100226 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20121205 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121218 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20130315 Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130315 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130423 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130514 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5282888 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |