JP2008545278A - 非対称なリードフレームコネクションを有するダイパッケージ - Google Patents
非対称なリードフレームコネクションを有するダイパッケージ Download PDFInfo
- Publication number
- JP2008545278A JP2008545278A JP2008519546A JP2008519546A JP2008545278A JP 2008545278 A JP2008545278 A JP 2008545278A JP 2008519546 A JP2008519546 A JP 2008519546A JP 2008519546 A JP2008519546 A JP 2008519546A JP 2008545278 A JP2008545278 A JP 2008545278A
- Authority
- JP
- Japan
- Prior art keywords
- lead frame
- semiconductor
- semiconductor die
- edge
- electrical leads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H01L23/49551—Cross section geometry characterised by bent parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49558—Insulating layers on lead frames, e.g. bridging members
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10161—Shape being a cuboid with a rectangular active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18165—Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Geometry (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
【選択図】 図5
Description
本出願は、現在係属中の「スタックされた集積回路を備える集積回路パッケージとそのための方法:INTEGRATED CIRCUIT PACKAGE HAVING STACKED INTEGRATED CIRCUITS AND METHOD THEREFOR」と題する米国特許出願第11/140608号に関連し、この出願の全部は、参照により本明細書に援用される。
本発明は、半導体パッケージに関する方法と、その方法により形成された半導体パッケージに関する。
Claims (21)
- 第1サイドと、第1サイドとは反対側の第2サイドとを備えるリードフレームであり、半導体ダイは、そのリードフレームの第1及び第2サイドの間に配設することが可能であり、その半導体ダイは、第1エッジに沿ってボンドパッドを備えており、
半導体ダイがリードフレームに接続されたときに、1つ又は複数のダイボンドパッドをリードフレームの第1サイドに形成される1つ又は複数の外部コネクションに接続する1つ又は複数の電気的リードを備え、前記1つ又は複数のダイボンドパッドは、半導体ダイがリードフレームに接続されたときに、リードフレームの第2サイドと隣り合って位置する
半導体パッケージのためのリードフレーム。 - 前記1つ又は複数の電気的リードは、リードフレームの第1サイドから伸長するとともに、リードフレームの第2サイドに近接して終端する、請求項1に記載のリードフレーム。
- リードフレームの第1サイドから伸長する1つ又は複数の前記電気的リードは、さらに、半導体ダイを支持するために配置されている、請求項2に記載のリードフレーム。
- 前記半導体ダイは、半導体ダイがリードフレームによって支持されたときにリードフレームの第1サイドと隣り合って配置される第1エッジと、半導体ダイがリードフレームによって支持されたときにリードフレームの第2サイドと隣り合って配置される第2エッジとを備え、リードフレームの第1サイドから伸長する1つ又は複数の前記電気的リードは、1つ又は複数の半導体ダイがその上に支持されたときに半導体ダイの第2エッジの下方側から突出するための長さを有する、請求項3に記載のリードフレーム。
- 第1サイドと、第1サイドとは反対側の第2サイドとを備えるリードフレームであり、1つ又は複数の半導体ダイは、そのリードフレームの第1及び第2サイドの間に配設することが可能であり、1つ又は複数の前記半導体ダイは、その1つ又は複数の半導体ダイがリードフレームによって支持されたときにリードフレームの第1サイドと隣り合って配置される第1エッジと、その1つ又は複数の半導体ダイがリードフレームによって支持されたときにリードフレームの第2サイドと隣り合って配置される第2エッジとを備えており、
リードフレームの第1サイドから伸長し、リードフレームの第2サイドに近接して終端する電気的リード群であって、1つ又は複数の半導体ダイを支持可能であり、1つ又は複数の半導体ダイの第2エッジに沿って設けられているダイボンドパッドに電気的に接続する第1グループの電気的リード
を備える半導体パッケージのためのリードフレーム。 - リードフレームの第2サイドから伸長し、1つ又は複数の半導体ダイの第2エッジに沿って設けられているダイボンドパッドに電気的に接続する第2グループの電気的リードをさらに備える、請求項5に記載のリードフレーム。
- 前記第2グループの電気的リードは、リードフレームの第2サイドから伸長するとともに、リードフレームの第2サイドに近い位置で終端し、第1サイドから伸長する第1グループの電気的リードの末端と近接している、請求項6に記載のリードフレーム。
- 1つ又は複数の半導体ダイを備える半導体パッケージのためのリードフレームであり、
複数の電気的リードの少なくとも一部の第1略水平面に1つ又は複数の半導体ダイがマウントされる複数の電気的リードと、
前記電気的リードの第1の略水平面とは反対側の面である第2略水平面にマウントされるレイヤーであり、半導体パッケージの封止プロセスにおいてリードフレームを補強するスペーサ層
を備えるリードフレーム。 - 1つ又は複数の半導体ダイをその間に配設することが可能な第1エッジと第1エッジとは反対側の第2エッジと、
リードフレームの第1サイドから伸長する複数の電気的リードに含まれる1つ又は複数の電気的リードであり、リードフレームの第2サイドに近接して終端する1つ又は複数の電気的リード
をさらに備える請求項8に記載のリードフレーム。 - 前記スペーサ層は、誘電性材料によって形成される、請求項8に記載のリードフレーム。
- 第1エッジと、第1エッジとは反対側の第2エッジを備える半導体ダイと、
半導体ダイを支持するためのリードフレームを備え、
前記リードフレームは、
半導体ダイの第1エッジと隣接する第1サイドと、第1サイドとは反対側のサイドであり、半導体ダイの第2エッジと隣接する第2サイドと、
リードフレームの第1サイドからパッケージの外部の電気的コネクションへと接続される第1末端と、第1末端とは反対側にあり、半導体ダイの第1エッジにおいて半導体ダイと接続される第2末端とを備える第1グループの電気的リードと、
リードフレームの第2サイドからパッケージの外部の電気的コネクションへと接続される第1末端と、第1末端とは反対側にあり、半導体ダイの第1エッジにおいて半導体ダイと接続される第2末端とを備える第2グループの電気的リードを備える
半導体パッケージ。 - 前記第2グループの電気的リードは、リードフレームの第2サイドから伸長するとともに、半導体ダイの第1エッジに接近して終端する、請求項11に記載の半導体パッケージ。
- 前記半導体ダイは第2グループの電気的リードにマウントされている、請求項11に記載の半導体パッケージ。
- 前記第2グループの電気的リードの第2末端は、半導体ダイの第1エッジを越えて伸長する、請求項13に記載の半導体パッケージ。
- 第2グループの電気的リードの下方においてパッケージ内にマウントされ、リードフレームを支持するスペーサ層をさらに備える、請求項11に記載の半導体パッケージ。
- 半導体ダイと第2グループの電気的リードの間において、半導体ダイの第1エッジに1つ又は複数の第1グループのワイヤボンドをさらに備える、請求項11に記載の半導体パッケージ。
- 半導体ダイと第1グループの電気的リードの間において、半導体ダイの第1エッジに1つ又は複数の第2グループのワイヤボンドをさらに備える、請求項16に記載の半導体パッケージ。
- 前記半導体パッケージはフラッシュメモリパッケージである、請求項11に記載の半導体パッケージ。
- 第1サイドと第2サイドを備える半導体パッケージであり、パッケージの第2サイドに隣り合う1辺のエッジに沿ってダイボンドパッドを有する半導体ダイのための半導体パッケージのための標準的なピンアウト構造を提供する方法であって、
電気的リードピンをパッケージの第1サイドから半導体ダイにまたがって伸長させ、パッケージの第2サイドに隣り合って位置するダイボンドパッドに接続させる工程
を備える方法。 - 電気的リードに半導体ダイを支持させる工程をさらに備える、請求項19に記載の半導体パッケージのための標準的なピンアウト構造を提供する方法。
- 電気的リードに固着されたスペーサ層を形成することにより、半導体パッケージを補強する工程をさらに備える、請求項19に記載の半導体パッケージのための標準的なピンアウト構造を提供する方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/170,897 US7375415B2 (en) | 2005-06-30 | 2005-06-30 | Die package with asymmetric leadframe connection |
PCT/US2006/025302 WO2007011511A2 (en) | 2005-06-30 | 2006-06-28 | Die package with asymmetric leadframe connection |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2008545278A true JP2008545278A (ja) | 2008-12-11 |
Family
ID=37499672
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008519546A Pending JP2008545278A (ja) | 2005-06-30 | 2006-06-28 | 非対称なリードフレームコネクションを有するダイパッケージ |
Country Status (7)
Country | Link |
---|---|
US (2) | US7375415B2 (ja) |
EP (1) | EP1911091A2 (ja) |
JP (1) | JP2008545278A (ja) |
KR (1) | KR100963664B1 (ja) |
CN (1) | CN100547777C (ja) |
TW (1) | TWI322490B (ja) |
WO (1) | WO2007011511A2 (ja) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080185694A1 (en) * | 1999-08-04 | 2008-08-07 | Super Talent Electronics, Inc. | Processes of Manufacturing Portable Electronic Storage Devices Utilizing Lead Frame Connectors |
JP2007129182A (ja) * | 2005-05-11 | 2007-05-24 | Toshiba Corp | 半導体装置 |
US7375415B2 (en) * | 2005-06-30 | 2008-05-20 | Sandisk Corporation | Die package with asymmetric leadframe connection |
US7728411B2 (en) * | 2006-02-15 | 2010-06-01 | Sandisk Corporation | COL-TSOP with nonconductive material for reducing package capacitance |
US7727816B2 (en) * | 2006-07-21 | 2010-06-01 | Stats Chippac Ltd. | Integrated circuit package system with offset stacked die |
US20100320592A1 (en) * | 2006-12-29 | 2010-12-23 | Sanyo Electric Co., Ltd. | Semiconductor device and method for manufacturing the same |
DE102007050608A1 (de) * | 2007-10-23 | 2009-04-30 | Infineon Technologies Ag | Gehäuse für einen Halbleiter-Chip |
US7821112B2 (en) * | 2008-03-09 | 2010-10-26 | Powertech Technology Inc | Semiconductor device with wire-bonding on multi-zigzag fingers |
US7615407B1 (en) * | 2008-07-02 | 2009-11-10 | National Semiconductor Corporation | Methods and systems for packaging integrated circuits with integrated passive components |
US7612436B1 (en) | 2008-07-31 | 2009-11-03 | Micron Technology, Inc. | Packaged microelectronic devices with a lead frame |
JP5361426B2 (ja) * | 2009-02-05 | 2013-12-04 | 株式会社東芝 | 半導体デバイス |
JP2011060927A (ja) * | 2009-09-09 | 2011-03-24 | Hitachi Ltd | 半導体装置 |
US8216885B2 (en) * | 2009-10-19 | 2012-07-10 | Texas Instruments Incorporated | Methods and devices for manufacturing cantilever leads in a semiconductor package |
ITTO20150231A1 (it) | 2015-04-24 | 2016-10-24 | St Microelectronics Srl | Procedimento per produrre lead frame per componenti elettronici, componente e prodotto informatico corrispondenti |
US9892997B2 (en) * | 2016-04-19 | 2018-02-13 | Infineon Technologies Americas Corp. | Adaptable molded leadframe package and related method |
EP3331007A1 (en) * | 2016-12-05 | 2018-06-06 | Melexis Technologies SA | Integrated circuit package comprising lead frame |
JP2018166083A (ja) * | 2017-03-28 | 2018-10-25 | アイシン精機株式会社 | 電子部品モジュール、及び電子部品モジュールの製造方法 |
CN108987369B (zh) * | 2018-06-26 | 2024-03-26 | 柳州梓博科技有限公司 | 一种芯片封装结构、芯片功能模组及电子设备 |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59207645A (ja) * | 1983-05-11 | 1984-11-24 | Toshiba Corp | 半導体装置およびリ−ドフレ−ム |
JPS607159A (ja) * | 1983-06-24 | 1985-01-14 | Toshiba Corp | 樹脂封止型半導体装置とその製造方法 |
JPH02146847U (ja) * | 1989-05-12 | 1990-12-13 | ||
JPH04302164A (ja) * | 1991-03-29 | 1992-10-26 | Fujitsu Ltd | 半導体装置 |
JPH04367285A (ja) * | 1991-06-14 | 1992-12-18 | Nec Corp | 光電変換半導体装置 |
JPH0513652A (ja) * | 1991-06-28 | 1993-01-22 | Shinko Electric Ind Co Ltd | リードフレーム |
JPH0653404A (ja) * | 1992-07-29 | 1994-02-25 | Nec Corp | リードフレーム |
JPH06132458A (ja) * | 1992-10-19 | 1994-05-13 | Mitsubishi Electric Corp | 樹脂封止型半導体装置およびそのリードフレーム |
JPH06224362A (ja) * | 1992-10-28 | 1994-08-12 | Internatl Business Mach Corp <Ibm> | 電子素子用リードフレーム・パッケージ |
JPH06334106A (ja) * | 1992-03-16 | 1994-12-02 | Hitachi Ltd | 樹脂封止型半導体装置 |
JPH10116934A (ja) * | 1996-10-09 | 1998-05-06 | Fuji Electric Co Ltd | 樹脂封止半導体装置およびその製造方法 |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3469017A (en) * | 1967-12-12 | 1969-09-23 | Rca Corp | Encapsulated semiconductor device having internal shielding |
US3930114A (en) * | 1975-03-17 | 1975-12-30 | Nat Semiconductor Corp | Integrated circuit package utilizing novel heat sink structure |
JPS52116074A (en) * | 1976-03-26 | 1977-09-29 | Hitachi Ltd | Electronic part |
JP2763004B2 (ja) * | 1987-10-20 | 1998-06-11 | 株式会社 日立製作所 | 半導体装置 |
US5140404A (en) * | 1990-10-24 | 1992-08-18 | Micron Technology, Inc. | Semiconductor device manufactured by a method for attaching a semiconductor die to a leadframe using a thermoplastic covered carrier tape |
US5352633A (en) * | 1992-06-02 | 1994-10-04 | Texas Instruments Incorporated | Semiconductor lead frame lead stabilization |
FR2694840B1 (fr) * | 1992-08-13 | 1994-09-09 | Commissariat Energie Atomique | Module multi-puces à trois dimensions. |
US5389739A (en) * | 1992-12-15 | 1995-02-14 | Hewlett-Packard Company | Electronic device packaging assembly |
JPH0823042A (ja) * | 1994-07-07 | 1996-01-23 | Fujitsu Ltd | 半導体装置及びその製造方法及びこれに使用される金型 |
US6184575B1 (en) * | 1994-08-26 | 2001-02-06 | National Semiconductor Corporation | Ultra-thin composite package for integrated circuits |
US5965936A (en) * | 1997-12-31 | 1999-10-12 | Micron Technology, Inc. | Multi-layer lead frame for a semiconductor device |
US5729049A (en) * | 1996-03-19 | 1998-03-17 | Micron Technology, Inc. | Tape under frame for conventional-type IC package assembly |
US5798570A (en) * | 1996-06-28 | 1998-08-25 | Kabushiki Kaisha Gotoh Seisakusho | Plastic molded semiconductor package with thermal dissipation means |
SG60122A1 (en) * | 1996-10-01 | 1999-02-22 | Int Rectifier Corp | Surface mount to-220 package and process for the manufacture thereof |
US5907769A (en) * | 1996-12-30 | 1999-05-25 | Micron Technology, Inc. | Leads under chip in conventional IC package |
US5894108A (en) * | 1997-02-11 | 1999-04-13 | National Semiconductor Corporation | Plastic package with exposed die |
US5955777A (en) * | 1997-07-02 | 1999-09-21 | Micron Technology, Inc. | Lead frame assemblies with voltage reference plane and IC packages including same |
US6159764A (en) * | 1997-07-02 | 2000-12-12 | Micron Technology, Inc. | Varied-thickness heat sink for integrated circuit (IC) packages and method of fabricating IC packages |
TW497376B (en) * | 1999-05-14 | 2002-08-01 | Siliconware Precision Industries Co Ltd | Dual-die semiconductor package using lead as die pad |
US6605875B2 (en) * | 1999-12-30 | 2003-08-12 | Intel Corporation | Integrated circuit die having bond pads near adjacent sides to allow stacking of dice without regard to dice size |
US6576494B1 (en) * | 2000-06-28 | 2003-06-10 | Micron Technology, Inc. | Recessed encapsulated microelectronic devices and methods for formation |
US6603196B2 (en) * | 2001-03-28 | 2003-08-05 | Siliconware Precision Industries Co., Ltd. | Leadframe-based semiconductor package for multi-media card |
US6843421B2 (en) * | 2001-08-13 | 2005-01-18 | Matrix Semiconductor, Inc. | Molded memory module and method of making the module absent a substrate support |
SG111919A1 (en) * | 2001-08-29 | 2005-06-29 | Micron Technology Inc | Packaged microelectronic devices and methods of forming same |
US6731011B2 (en) * | 2002-02-19 | 2004-05-04 | Matrix Semiconductor, Inc. | Memory module having interconnected and stacked integrated circuits |
US6841852B2 (en) * | 2002-07-02 | 2005-01-11 | Leeshawn Luo | Integrated circuit package for semiconductor devices with improved electric resistance and inductance |
US7367503B2 (en) * | 2002-11-13 | 2008-05-06 | Sandisk Corporation | Universal non-volatile memory card used with various different standard cards containing a memory controller |
US7034385B2 (en) * | 2003-08-05 | 2006-04-25 | International Rectifier Corporation | Topless semiconductor package |
US6858470B1 (en) * | 2003-10-08 | 2005-02-22 | St Assembly Test Services Ltd. | Method for fabricating semiconductor packages, and leadframe assemblies for the fabrication thereof |
US7381593B2 (en) * | 2004-08-05 | 2008-06-03 | St Assembly Test Services Ltd. | Method and apparatus for stacked die packaging |
US20060114750A1 (en) * | 2004-11-29 | 2006-06-01 | Seiko Epson Corporation | Electronic apparatus, method for detecting positions of time display members in electronic apparatus, and program for detecting positions of time display members in electronic apparatus |
US7375415B2 (en) * | 2005-06-30 | 2008-05-20 | Sandisk Corporation | Die package with asymmetric leadframe connection |
US7638861B2 (en) * | 2005-12-08 | 2009-12-29 | Fairchild Semiconductor Corporation | Flip chip MLP with conductive ink |
US7728411B2 (en) * | 2006-02-15 | 2010-06-01 | Sandisk Corporation | COL-TSOP with nonconductive material for reducing package capacitance |
US7629676B2 (en) * | 2006-09-07 | 2009-12-08 | Infineon Technologies Ag | Semiconductor component having a semiconductor die and a leadframe |
US7622793B2 (en) * | 2006-12-21 | 2009-11-24 | Anderson Richard A | Flip chip shielded RF I/O land grid array package |
US7687893B2 (en) * | 2006-12-27 | 2010-03-30 | Amkor Technology, Inc. | Semiconductor package having leadframe with exposed anchor pads |
US7619307B1 (en) * | 2008-06-05 | 2009-11-17 | Powertech Technology Inc. | Leadframe-based semiconductor package having arched bend in a supporting bar and leadframe for the package |
-
2005
- 2005-06-30 US US11/170,897 patent/US7375415B2/en active Active
-
2006
- 2006-06-28 JP JP2008519546A patent/JP2008545278A/ja active Pending
- 2006-06-28 CN CNB2006800236164A patent/CN100547777C/zh not_active Expired - Fee Related
- 2006-06-28 EP EP06774244A patent/EP1911091A2/en not_active Withdrawn
- 2006-06-28 KR KR1020077030882A patent/KR100963664B1/ko active IP Right Grant
- 2006-06-28 WO PCT/US2006/025302 patent/WO2007011511A2/en active Application Filing
- 2006-06-29 TW TW095123545A patent/TWI322490B/zh not_active IP Right Cessation
-
2008
- 2008-04-01 US US12/060,418 patent/US8097495B2/en not_active Expired - Fee Related
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59207645A (ja) * | 1983-05-11 | 1984-11-24 | Toshiba Corp | 半導体装置およびリ−ドフレ−ム |
JPS607159A (ja) * | 1983-06-24 | 1985-01-14 | Toshiba Corp | 樹脂封止型半導体装置とその製造方法 |
JPH02146847U (ja) * | 1989-05-12 | 1990-12-13 | ||
JPH04302164A (ja) * | 1991-03-29 | 1992-10-26 | Fujitsu Ltd | 半導体装置 |
JPH04367285A (ja) * | 1991-06-14 | 1992-12-18 | Nec Corp | 光電変換半導体装置 |
JPH0513652A (ja) * | 1991-06-28 | 1993-01-22 | Shinko Electric Ind Co Ltd | リードフレーム |
JPH06334106A (ja) * | 1992-03-16 | 1994-12-02 | Hitachi Ltd | 樹脂封止型半導体装置 |
JPH0653404A (ja) * | 1992-07-29 | 1994-02-25 | Nec Corp | リードフレーム |
JPH06132458A (ja) * | 1992-10-19 | 1994-05-13 | Mitsubishi Electric Corp | 樹脂封止型半導体装置およびそのリードフレーム |
JPH06224362A (ja) * | 1992-10-28 | 1994-08-12 | Internatl Business Mach Corp <Ibm> | 電子素子用リードフレーム・パッケージ |
JPH10116934A (ja) * | 1996-10-09 | 1998-05-06 | Fuji Electric Co Ltd | 樹脂封止半導体装置およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
CN100547777C (zh) | 2009-10-07 |
US7375415B2 (en) | 2008-05-20 |
US20080182365A1 (en) | 2008-07-31 |
US8097495B2 (en) | 2012-01-17 |
CN101213662A (zh) | 2008-07-02 |
KR100963664B1 (ko) | 2010-06-15 |
US20070001272A1 (en) | 2007-01-04 |
WO2007011511A2 (en) | 2007-01-25 |
EP1911091A2 (en) | 2008-04-16 |
TW200707678A (en) | 2007-02-16 |
KR20080023702A (ko) | 2008-03-14 |
TWI322490B (en) | 2010-03-21 |
WO2007011511A3 (en) | 2007-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2008545278A (ja) | 非対称なリードフレームコネクションを有するダイパッケージ | |
US6876074B2 (en) | Stack package using flexible double wiring substrate | |
JP2992814B2 (ja) | 半導体パッケージ | |
US7884460B2 (en) | Integrated circuit packaging system with carrier and method of manufacture thereof | |
US6343019B1 (en) | Apparatus and method of stacking die on a substrate | |
JP2000133767A (ja) | 積層化半導体パッケ―ジ及びその製造方法 | |
KR20040075245A (ko) | 적층형 반도체 패키지 및 그 제조방법 | |
JP5557204B2 (ja) | 集積回路パッケージシステムおよびその製造システム | |
US20050133897A1 (en) | Stack package with improved heat radiation and module having the stack package mounted thereon | |
US7728411B2 (en) | COL-TSOP with nonconductive material for reducing package capacitance | |
US5994772A (en) | Semiconductor package | |
US20130200507A1 (en) | Two-sided die in a four-sided leadframe based package | |
US7332803B2 (en) | Circuit device | |
JP2001156251A (ja) | 半導体装置 | |
US6849952B2 (en) | Semiconductor device and its manufacturing method | |
US8809118B2 (en) | Chip on leads | |
US8349655B2 (en) | Method of fabricating a two-sided die in a four-sided leadframe based package | |
JPH0677392A (ja) | 半導体装置とその製造方法 | |
KR100708050B1 (ko) | 반도체패키지 | |
KR100369501B1 (ko) | 반도체패키지 | |
KR200235610Y1 (ko) | 적층형반도체패키지 | |
KR100668865B1 (ko) | 듀얼 본드 핑거 에프비지에이 패키지 | |
JPH06260530A (ja) | 半導体集積回路装置 | |
KR20020028475A (ko) | 적층 패키지 | |
KR20040091985A (ko) | 볼 그리드 어레이 패키지 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100413 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100427 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100726 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100802 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100826 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100902 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100924 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20101001 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101027 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110726 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20111024 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20111031 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20111124 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20111201 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20111222 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120105 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120126 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20120713 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121016 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130116 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130123 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130215 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130222 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130315 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130325 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20130625 |