FR3049763A1 - - Google Patents

Download PDF

Info

Publication number
FR3049763A1
FR3049763A1 FR1652782A FR1652782A FR3049763A1 FR 3049763 A1 FR3049763 A1 FR 3049763A1 FR 1652782 A FR1652782 A FR 1652782A FR 1652782 A FR1652782 A FR 1652782A FR 3049763 A1 FR3049763 A1 FR 3049763A1
Authority
FR
France
Prior art keywords
layer
semiconductor
penetration
substrate
insulator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR1652782A
Other languages
English (en)
French (fr)
Other versions
FR3049763B1 (fr
Inventor
Arnaud Castex
Oleg Kononchuk
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Priority to FR1652782A priority Critical patent/FR3049763B1/fr
Priority to TW106109658A priority patent/TWI720161B/zh
Priority to PCT/EP2017/057614 priority patent/WO2017167923A1/en
Priority to KR1020187030528A priority patent/KR102172705B1/ko
Priority to JP2018550442A priority patent/JP6657516B2/ja
Priority to US16/090,349 priority patent/US10886162B2/en
Priority to DE112017001617.7T priority patent/DE112017001617T5/de
Priority to CN201780026817.8A priority patent/CN109075120B/zh
Publication of FR3049763A1 publication Critical patent/FR3049763A1/fr
Application granted granted Critical
Publication of FR3049763B1 publication Critical patent/FR3049763B1/fr
Priority to US17/090,608 priority patent/US11626319B2/en
Priority to US18/192,016 priority patent/US20230238274A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02441Group 14 semiconducting materials
    • H01L21/0245Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02488Insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02505Layer structure consisting of more than two layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76256Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/201Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Formation Of Insulating Films (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Thin Film Transistor (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Recrystallisation Techniques (AREA)
  • Element Separation (AREA)
FR1652782A 2016-03-31 2016-03-31 Substrat semi-conducteur sur isolant pour applications rf Active FR3049763B1 (fr)

Priority Applications (10)

Application Number Priority Date Filing Date Title
FR1652782A FR3049763B1 (fr) 2016-03-31 2016-03-31 Substrat semi-conducteur sur isolant pour applications rf
TW106109658A TWI720161B (zh) 2016-03-31 2017-03-23 用於射頻應用之絕緣體上半導體底材
KR1020187030528A KR102172705B1 (ko) 2016-03-31 2017-03-30 Rf 애플리케이션들을 위한 반도체 온 절연체 기판
JP2018550442A JP6657516B2 (ja) 2016-03-31 2017-03-30 Rf用途のための半導体オンインシュレータ基板
US16/090,349 US10886162B2 (en) 2016-03-31 2017-03-30 Semiconductor-on-insulator substrate for RF applications
DE112017001617.7T DE112017001617T5 (de) 2016-03-31 2017-03-30 Halbleiter-auf-lsolator-Substrat für HF-Anwendungen
PCT/EP2017/057614 WO2017167923A1 (en) 2016-03-31 2017-03-30 Semiconductor on insulator substrate for rf applications
CN201780026817.8A CN109075120B (zh) 2016-03-31 2017-03-30 用于rf应用的绝缘体上半导体衬底
US17/090,608 US11626319B2 (en) 2016-03-31 2020-11-05 Semiconductor-on-insulator substrate for rf applications
US18/192,016 US20230238274A1 (en) 2016-03-31 2023-03-29 Semiconductor-on-insulator substrate for rf applications

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1652782 2016-03-31
FR1652782A FR3049763B1 (fr) 2016-03-31 2016-03-31 Substrat semi-conducteur sur isolant pour applications rf

Publications (2)

Publication Number Publication Date
FR3049763A1 true FR3049763A1 (enExample) 2017-10-06
FR3049763B1 FR3049763B1 (fr) 2018-03-16

Family

ID=56511678

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1652782A Active FR3049763B1 (fr) 2016-03-31 2016-03-31 Substrat semi-conducteur sur isolant pour applications rf

Country Status (8)

Country Link
US (3) US10886162B2 (enExample)
JP (1) JP6657516B2 (enExample)
KR (1) KR102172705B1 (enExample)
CN (1) CN109075120B (enExample)
DE (1) DE112017001617T5 (enExample)
FR (1) FR3049763B1 (enExample)
TW (1) TWI720161B (enExample)
WO (1) WO2017167923A1 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3049763B1 (fr) * 2016-03-31 2018-03-16 Soitec Substrat semi-conducteur sur isolant pour applications rf
SG11201903090SA (en) * 2016-10-26 2019-05-30 Globalwafers Co Ltd High resistivity silicon-on-insulator substrate having enhanced charge trapping efficiency
FR3079662B1 (fr) * 2018-03-30 2020-02-28 Soitec Substrat pour applications radiofrequences et procede de fabrication associe
WO2020072212A1 (en) * 2018-10-01 2020-04-09 Applied Materials, Inc. Method of forming an rf silicon on insulator device
TWI815970B (zh) * 2018-11-09 2023-09-21 日商日本碍子股份有限公司 壓電性材料基板與支持基板的接合體、及其製造方法
FR3103631B1 (fr) 2019-11-25 2022-09-09 Commissariat Energie Atomique Dispositif électronique integré comprenant une bobine et procédé de fabrication d’un tel dispositif
CN110890418B (zh) * 2019-12-02 2021-11-05 中国科学院上海微系统与信息技术研究所 一种具有双埋氧层的晶体管结构及其制备方法
FR3104322B1 (fr) * 2019-12-05 2023-02-24 Soitec Silicon On Insulator Procédé de formation d'un substrat de manipulation pour une structure composite ciblant des applications rf
JP7392578B2 (ja) * 2020-06-05 2023-12-06 信越半導体株式会社 高周波半導体装置の製造方法及び高周波半導体装置
FR3119046B1 (fr) * 2021-01-15 2022-12-23 Applied Materials Inc Substrat support en silicium adapte aux applications radiofrequences et procede de fabrication associe
CN114823903A (zh) * 2021-01-27 2022-07-29 中国科学院微电子研究所 一种单结晶体管结构及其制造方法
TWI761255B (zh) 2021-07-08 2022-04-11 環球晶圓股份有限公司 晶圓及晶圓的製造方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120235283A1 (en) * 2011-03-16 2012-09-20 Memc Electronic Materials, Inc. Silicon on insulator structures having high resistivity regions in the handle wafer
US20140084290A1 (en) * 2011-03-22 2014-03-27 Commissariat A L'energie Atomique Et Aux Energies Alternatives Manufacturing method for a semiconductor on insulator type substrate for radiofrequency applications
WO2015112308A1 (en) * 2014-01-23 2015-07-30 Sunedison Semiconductor Limited High resistivity soi wafers and a method of manufacturing thereof

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001168308A (ja) * 1999-09-30 2001-06-22 Canon Inc シリコン薄膜の製造方法、soi基板の作製方法及び半導体装置
WO2002084728A1 (en) 2001-04-11 2002-10-24 Memc Electronic Materials, Inc. Control of thermal donor formation in high resistivity cz silicon
US7844149B2 (en) * 2007-01-12 2010-11-30 Jds Uniphase Corporation Humidity tolerant electro-optic device
US8078565B2 (en) * 2007-06-12 2011-12-13 Kana Software, Inc. Organically ranked knowledge categorization in a knowledge management system
US7883990B2 (en) * 2007-10-31 2011-02-08 International Business Machines Corporation High resistivity SOI base wafer using thermally annealed substrate
FR2953640B1 (fr) 2009-12-04 2012-02-10 S O I Tec Silicon On Insulator Tech Procede de fabrication d'une structure de type semi-conducteur sur isolant, a pertes electriques diminuees et structure correspondante
US8536035B2 (en) * 2012-02-01 2013-09-17 International Business Machines Corporation Silicon-on-insulator substrate and method of forming
FR2999801B1 (fr) * 2012-12-14 2014-12-26 Soitec Silicon On Insulator Procede de fabrication d'une structure
US9853133B2 (en) * 2014-09-04 2017-12-26 Sunedison Semiconductor Limited (Uen201334164H) Method of manufacturing high resistivity silicon-on-insulator substrate
FR3049763B1 (fr) * 2016-03-31 2018-03-16 Soitec Substrat semi-conducteur sur isolant pour applications rf

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120235283A1 (en) * 2011-03-16 2012-09-20 Memc Electronic Materials, Inc. Silicon on insulator structures having high resistivity regions in the handle wafer
US20140084290A1 (en) * 2011-03-22 2014-03-27 Commissariat A L'energie Atomique Et Aux Energies Alternatives Manufacturing method for a semiconductor on insulator type substrate for radiofrequency applications
WO2015112308A1 (en) * 2014-01-23 2015-07-30 Sunedison Semiconductor Limited High resistivity soi wafers and a method of manufacturing thereof

Also Published As

Publication number Publication date
US11626319B2 (en) 2023-04-11
US20230238274A1 (en) 2023-07-27
JP2019514202A (ja) 2019-05-30
CN109075120B (zh) 2023-04-07
WO2017167923A1 (en) 2017-10-05
US10886162B2 (en) 2021-01-05
TWI720161B (zh) 2021-03-01
KR102172705B1 (ko) 2020-11-02
DE112017001617T5 (de) 2018-12-20
US20210057269A1 (en) 2021-02-25
US20190115248A1 (en) 2019-04-18
FR3049763B1 (fr) 2018-03-16
TW201803015A (zh) 2018-01-16
KR20180127436A (ko) 2018-11-28
CN109075120A (zh) 2018-12-21
JP6657516B2 (ja) 2020-03-04

Similar Documents

Publication Publication Date Title
FR3049763A1 (enExample)
FR2973158A1 (fr) Procédé de fabrication d'un substrat de type semi-conducteur sur isolant pour applications radiofréquences
FR2978603A1 (fr) Procede de transfert d'une couche semi-conductrice monocristalline sur un substrat support
EP3847693B1 (fr) Procede de fabrication d'un dispositif cfet
FR2933234A1 (fr) Substrat bon marche a structure double et procede de fabrication associe
FR2973159A1 (fr) Procede de fabrication d'un substrat de base pour un substrat de type semi-conducteur sur isolant
FR2867310A1 (fr) Technique d'amelioration de la qualite d'une couche mince prelevee
EP3127142B1 (fr) Procédé de fabrication d'une plaque de semi-conducteur adaptée pour la fabrication d'un substrat soi, et plaque de substrat soi ainsi obtenue
EP3818561B1 (fr) Substrat pour un dispositif integre radioafrequence et son procede de fabrication
FR3051596A1 (fr) Procede de fabrication d'un substrat de type semi-conducteur contraint sur isolant
FR3062238A1 (fr) Support pour une structure semi-conductrice
EP4030467B1 (fr) Procédé de collage direct hydrophile de substrats
FR3051595A1 (fr) Procede de fabrication d'un substrat de type semi-conducteur contraint sur isolant
FR3078436A1 (fr) Circuit integre comprenant un substrat equipe d'une region riche en pieges, et procede de fabrication
FR2969815A1 (fr) Procédé de fabrication d'un dispositif semi-conducteur
EP2337076A1 (fr) Dispositif microélectronique, en particulier capteur d'image à illumination par la face arrière et procédé de fabrication.
FR2933235A1 (fr) Substrat bon marche et procede de fabrication associe
FR3027451A1 (fr) Substrat et procede de fabrication d'un substrat
EP4154306A1 (fr) Procede de fabrication d'un substrat semi-conducteur sur isolant pour applications radiofrequences
EP4088312B1 (fr) Procédé de fabrication d'une structure de type semi-conducteur sur isolant pour applications radiofréquences
FR2969813A1 (fr) Procédé de fabrication d'un dispositif semi-conducteur
EP3903341B1 (fr) Procede de fabrication d'un substrat pour un capteur d'image de type face avant
WO2024251417A1 (fr) Substrat comprenant une couche dielectrique enterree epaisse et procede de preparation d'un tel substrat
FR2892733A1 (fr) Relaxation de couches
FR3110282A1 (fr) Procédé de fabrication d’un substrat semi-conducteur sur isolant pour applications radiofréquences

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20171006

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 5

PLFP Fee payment

Year of fee payment: 6

PLFP Fee payment

Year of fee payment: 7

PLFP Fee payment

Year of fee payment: 8

PLFP Fee payment

Year of fee payment: 9

PLFP Fee payment

Year of fee payment: 10