DE69015216D1 - Verfahren zur Herstellung einer Halbleitervorrichtung. - Google Patents

Verfahren zur Herstellung einer Halbleitervorrichtung.

Info

Publication number
DE69015216D1
DE69015216D1 DE69015216T DE69015216T DE69015216D1 DE 69015216 D1 DE69015216 D1 DE 69015216D1 DE 69015216 T DE69015216 T DE 69015216T DE 69015216 T DE69015216 T DE 69015216T DE 69015216 D1 DE69015216 D1 DE 69015216D1
Authority
DE
Germany
Prior art keywords
manufacturing
semiconductor device
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69015216T
Other languages
English (en)
Other versions
DE69015216T2 (de
Inventor
Kazuhiro Takenaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP1028942A external-priority patent/JPH02208937A/ja
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Publication of DE69015216D1 publication Critical patent/DE69015216D1/de
Application granted granted Critical
Publication of DE69015216T2 publication Critical patent/DE69015216T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/08Oxides
    • C23C14/088Oxides of the type ABO3 with A representing alkali, alkaline earth metal or Pb and B representing a refractory or rare earth metal
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02197Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides the material having a perovskite structure, e.g. BaTiO3
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G4/00Fixed capacitors; Processes of their manufacture
    • H01G4/002Details
    • H01G4/018Dielectrics
    • H01G4/06Solid dielectrics
    • H01G4/08Inorganic dielectrics
    • H01G4/12Ceramic dielectrics
    • H01G4/1272Semiconductive ceramic capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02266Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by physical ablation of a target, e.g. sputtering, reactive sputtering, physical vapour deposition or pulsed laser deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02296Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/3115Doping the insulating layers
    • H01L21/31155Doping the insulating layers by ion implantation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31691Inorganic layers composed of oxides or glassy oxides or oxide based glass with perovskite structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/55Capacitors with a dielectric comprising a perovskite structure material
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B53/00Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Optics & Photonics (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Inorganic Chemistry (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Formation Of Insulating Films (AREA)
DE69015216T 1989-01-26 1990-01-24 Verfahren zur Herstellung einer Halbleitervorrichtung. Expired - Lifetime DE69015216T2 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP1721889 1989-01-26
JP1871189 1989-01-27
JP1871089 1989-01-27
JP1028942A JPH02208937A (ja) 1989-02-08 1989-02-08 強誘電体膜の製造方法

Publications (2)

Publication Number Publication Date
DE69015216D1 true DE69015216D1 (de) 1995-02-02
DE69015216T2 DE69015216T2 (de) 1995-05-04

Family

ID=27456742

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69015216T Expired - Lifetime DE69015216T2 (de) 1989-01-26 1990-01-24 Verfahren zur Herstellung einer Halbleitervorrichtung.

Country Status (4)

Country Link
US (1) US5043049A (de)
EP (1) EP0380326B1 (de)
KR (1) KR940006708B1 (de)
DE (1) DE69015216T2 (de)

Families Citing this family (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4041271C2 (de) * 1989-12-25 1998-10-08 Toshiba Kawasaki Kk Halbleitervorrichtung mit einem ferroelektrischen Kondensator
JPH0499057A (ja) * 1990-08-07 1992-03-31 Seiko Epson Corp 半導体装置とその製造方法
US5866926A (en) * 1990-09-28 1999-02-02 Ramtron International Corporation Ferroelectric memory device with capacitor electrode in direct contact with source region
JPH04137662A (ja) * 1990-09-28 1992-05-12 Seiko Epson Corp 半導体装置
EP0490288A3 (en) * 1990-12-11 1992-09-02 Ramtron Corporation Process for fabricating pzt capacitors as integrated circuit memory elements and a capacitor storage element
US5242707A (en) * 1990-12-21 1993-09-07 Regents Of The University Of California System and method for producing electro-optic components integrable with silicon-on-sapphire circuits
US5648114A (en) * 1991-12-13 1997-07-15 Symetrix Corporation Chemical vapor deposition process for fabricating layered superlattice materials
JP2715736B2 (ja) * 1991-06-28 1998-02-18 日本電気株式会社 半導体装置の製造方法
JPH0582801A (ja) * 1991-09-20 1993-04-02 Rohm Co Ltd 半導体集積回路のキヤパシタおよびこれを用いた不揮発性メモリ
US5443030A (en) * 1992-01-08 1995-08-22 Sharp Kabushiki Kaisha Crystallizing method of ferroelectric film
EP0557937A1 (de) * 1992-02-25 1993-09-01 Ramtron International Corporation Ozongasverarbeitung für ferroelektrischen Speicherschaltungen
US5721043A (en) * 1992-05-29 1998-02-24 Texas Instruments Incorporated Method of forming improved thin film dielectrics by Pb doping
EP0571949A1 (de) * 1992-05-29 1993-12-01 Texas Instruments Incorporated Perovskite reich an Blei für Dünnfilm-Dielektrika
EP0784347A2 (de) * 1992-06-18 1997-07-16 Matsushita Electronics Corporation Halbleiterbauelement mit Kondensator
JP3407204B2 (ja) * 1992-07-23 2003-05-19 オリンパス光学工業株式会社 強誘電体集積回路及びその製造方法
US6664115B2 (en) * 1992-10-23 2003-12-16 Symetrix Corporation Metal insulator structure with polarization-compatible buffer layer
DE69331538T2 (de) * 1992-12-01 2002-08-29 Matsushita Electric Ind Co Ltd Verfahren zur Herstellung einer elektrischen Dünnschicht
JP3319869B2 (ja) * 1993-06-24 2002-09-03 三菱電機株式会社 半導体記憶装置およびその製造方法
EP0736905B1 (de) * 1993-08-05 2006-01-04 Matsushita Electric Industrial Co., Ltd. Halbleiterbauelement mit Kondensator und dessen Herstellungsverfahren
US5438023A (en) * 1994-03-11 1995-08-01 Ramtron International Corporation Passivation method and structure for a ferroelectric integrated circuit using hard ceramic materials or the like
JP3628041B2 (ja) * 1994-06-29 2005-03-09 テキサス インスツルメンツ インコーポレイテツド 半導体装置の製造方法
US5504330A (en) * 1994-11-22 1996-04-02 Texas Instruments Incorporated Lead substitured perovskites for thin-film pyroelectric devices
US5563762A (en) * 1994-11-28 1996-10-08 Northern Telecom Limited Capacitor for an integrated circuit and method of formation thereof, and a method of adding on-chip capacitors to an integrated circuit
US5728603A (en) * 1994-11-28 1998-03-17 Northern Telecom Limited Method of forming a crystalline ferroelectric dielectric material for an integrated circuit
JPH1056145A (ja) * 1996-08-07 1998-02-24 Hitachi Ltd 半導体集積回路装置の製造方法
DE19640241C1 (de) * 1996-09-30 1998-04-16 Siemens Ag Herstellverfahren für eine hoch-epsilon-dielektrische oder ferroelektrische Schicht und Verwendung des Verfahrens
JPH1154721A (ja) * 1997-07-29 1999-02-26 Nec Corp 半導体装置の製造方法および製造装置
US7012292B1 (en) 1998-11-25 2006-03-14 Advanced Technology Materials, Inc Oxidative top electrode deposition process, and microelectronic device structure
US6194229B1 (en) * 1999-01-08 2001-02-27 Micron Technology, Inc. Method for improving the sidewall stoichiometry of thin film capacitors
US6952029B1 (en) 1999-01-08 2005-10-04 Micron Technology, Inc. Thin film capacitor with substantially homogenous stoichiometry
US6258655B1 (en) * 1999-03-01 2001-07-10 Micron Technology, Inc. Method for improving the resistance degradation of thin film capacitors
US6242299B1 (en) 1999-04-01 2001-06-05 Ramtron International Corporation Barrier layer to protect a ferroelectric capacitor after contact has been made to the capacitor electrode
KR20010030023A (ko) * 1999-08-20 2001-04-16 마츠시타 덴끼 산교 가부시키가이샤 유전체막 및 그 제조방법
US6798550B1 (en) 1999-11-18 2004-09-28 Corning Applied Technologies Corporation Spatial light modulator
WO2001037033A2 (en) * 1999-11-18 2001-05-25 Corning Applied Technologies Spatial light modulator
US6537379B1 (en) * 2000-01-13 2003-03-25 Hrl Laboratories, Llc Photocatalytic coating and method for cleaning spacecraft surfaces
KR100555494B1 (ko) * 2000-02-21 2006-03-03 삼성전자주식회사 오존 어닐링 공정을 이용한 반도체 장치의 커패시터제조방법
US6455326B1 (en) * 2000-05-15 2002-09-24 Ramtron International Corporation Enhanced process capability for sputtered ferroelectric films using low frequency pulsed DC and RF power supplies
US6596139B2 (en) * 2000-05-31 2003-07-22 Honeywell International Inc. Discontinuous high-modulus fiber metal matrix composite for physical vapor deposition target backing plates and other thermal management applications
US7527982B1 (en) * 2000-07-14 2009-05-05 Kabushiki Kaisha Toshiba Manufacturing method of a semiconductor device including a crystalline insulation film made of perovskite type oxide
KR20020009332A (ko) * 2000-07-26 2002-02-01 주승기 강유전체 박막의 결정화 방법
US20050191765A1 (en) * 2000-08-04 2005-09-01 Cem Basceri Thin film capacitor with substantially homogenous stoichiometry
US6596131B1 (en) 2000-10-30 2003-07-22 Honeywell International Inc. Carbon fiber and copper support for physical vapor deposition target assembly and method of forming
US7084080B2 (en) * 2001-03-30 2006-08-01 Advanced Technology Materials, Inc. Silicon source reagent compositions, and method of making and using same for microelectronic device structure
DE10125370C1 (de) 2001-05-23 2002-11-14 Infineon Technologies Ag Verfahren zur Herstellung einer integrierten Halbleiterschaltung mit einem stark polarisierbaren Dielektrikum oder Ferroelektrikum
US20040222090A1 (en) * 2003-05-07 2004-11-11 Tim Scott Carbon fiber and copper support for physical vapor deposition target assemblies
KR100593141B1 (ko) * 2004-10-01 2006-06-26 주식회사 하이닉스반도체 반도체 소자의 커패시터 제조방법
US20060088660A1 (en) * 2004-10-26 2006-04-27 Putkonen Matti I Methods of depositing lead containing oxides films
US7750173B2 (en) * 2007-01-18 2010-07-06 Advanced Technology Materials, Inc. Tantalum amido-complexes with chelate ligands useful for CVD and ALD of TaN and Ta205 thin films
JP5076543B2 (ja) * 2007-02-21 2012-11-21 富士通セミコンダクター株式会社 半導体装置の製造方法
FR2930674A1 (fr) * 2008-04-29 2009-10-30 Soitec Silicon On Insulator Procede de traitement d'une heterostructure comportant une couche mince en materiau ferroelectrique
JP5410780B2 (ja) * 2009-02-18 2014-02-05 富士フイルム株式会社 成膜方法、成膜装置、圧電体膜、圧電素子、及び液体吐出装置
US8723654B2 (en) 2010-07-09 2014-05-13 Cypress Semiconductor Corporation Interrupt generation and acknowledgment for RFID
US9092582B2 (en) 2010-07-09 2015-07-28 Cypress Semiconductor Corporation Low power, low pin count interface for an RFID transponder
US9846664B2 (en) 2010-07-09 2017-12-19 Cypress Semiconductor Corporation RFID interface and interrupt

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4844585B1 (de) * 1969-04-12 1973-12-25
US3681226A (en) * 1970-07-02 1972-08-01 Ibm Sputtering process for making ferroelectric films
US3666665A (en) * 1970-12-14 1972-05-30 Ibm Composition of ferroelectric matter
US3832700A (en) * 1973-04-24 1974-08-27 Westinghouse Electric Corp Ferroelectric memory device
US4713157A (en) * 1976-02-17 1987-12-15 Ramtron Corporation Combined integrated circuit/ferroelectric memory device, and ion beam methods of constructing same
US4149301A (en) * 1977-07-25 1979-04-17 Ferrosil Corporation Monolithic semiconductor integrated circuit-ferroelectric memory drive
US4437139A (en) * 1982-12-17 1984-03-13 International Business Machines Corporation Laser annealed dielectric for dual dielectric capacitor
JPS6353264A (ja) * 1986-08-25 1988-03-07 Sumitomo Electric Ind Ltd 強誘電体薄膜の製造方法
JPS63317670A (ja) * 1987-06-18 1988-12-26 Fuji Electric Co Ltd 酸化物薄膜の製造方法
JP2585101B2 (ja) * 1989-07-21 1997-02-26 キヤノン株式会社 複数枚原稿像を並列形成する画像形成装置

Also Published As

Publication number Publication date
KR900012368A (ko) 1990-08-04
KR940006708B1 (ko) 1994-07-25
US5043049A (en) 1991-08-27
EP0380326A3 (de) 1992-03-11
EP0380326B1 (de) 1994-12-21
DE69015216T2 (de) 1995-05-04
EP0380326A2 (de) 1990-08-01

Similar Documents

Publication Publication Date Title
DE69015216D1 (de) Verfahren zur Herstellung einer Halbleitervorrichtung.
DE69032773T2 (de) Verfahren zur Herstellung einer Halbleitervorrichtung
DE69023558D1 (de) Verfahren zur Herstellung einer Halbleitervorrichtung.
DE68924366D1 (de) Verfahren zur Herstellung einer Halbleitervorrichtung.
DE68929150D1 (de) Verfahren zur Herstellung einer Halbleitervorrichtung
DE69232432T2 (de) Verfahren zur Herstellung einer Halbleiteranordnung
DE69231803T2 (de) Verfahren zur Herstellung einer Halbleiteranordnung
DE3853778D1 (de) Verfahren zur Herstellung eines Halbleiterbauelements.
DE69317800T2 (de) Verfahren zur Herstellung einer Halbleiteranordnung
DE69330980D1 (de) Verfahren zur Herstellung einer Halbleiteranordnung
DE69421592D1 (de) Verfahren zur Herstellung einer Halbleitervorrichtung
DE69016955D1 (de) Verfahren zur Herstellung einer Halbleiteranordnung.
DE68907507D1 (de) Verfahren zur herstellung einer halbleitervorrichtung.
DE69004201D1 (de) Verfahren zur Herstellung einer SOI-Halbleiteranordnung.
DE69503532T2 (de) Verfahren zur Herstellung einer Halbleitervorrichtung
DE69323979T2 (de) Verfahren zur Herstellung einer Halbleitervorrichtung
DE69112545D1 (de) Verfahren zur Herstellung eines Halbleiterbauelementes.
DE69030709D1 (de) Verfahren zur Herstellung einer Halbleiteranordnung
DE69028397D1 (de) Verfahren zur herstellung einer halbleitervorrichtung
DE69031702D1 (de) Verfahren zur Herstellung einer Halbleiteranordnung
DE3582143D1 (de) Verfahren zur herstellung einer halbleitervorrichtung.
DE3789372D1 (de) Verfahren zur Herstellung eines Halbleiterbauelements.
DE69015721D1 (de) Verfahren zur Herstellung einer supraleitenden Schaltung.
DE69326908D1 (de) Verfahren zur Herstellung einer Halbleiter-Anordnung
DE69019200D1 (de) Verfahren zur Herstellung einer Halbleitervorrichtung mit einer Mesa-Struktur.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition