DE4239457C2 - Halbleiterwaferstruktur und Herstellungsverfahren dafür - Google Patents

Halbleiterwaferstruktur und Herstellungsverfahren dafür

Info

Publication number
DE4239457C2
DE4239457C2 DE4239457A DE4239457A DE4239457C2 DE 4239457 C2 DE4239457 C2 DE 4239457C2 DE 4239457 A DE4239457 A DE 4239457A DE 4239457 A DE4239457 A DE 4239457A DE 4239457 C2 DE4239457 C2 DE 4239457C2
Authority
DE
Germany
Prior art keywords
layer
semiconductor wafer
insulation layer
semiconductor
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE4239457A
Other languages
German (de)
English (en)
Other versions
DE4239457A1 (en
Inventor
Masanobu Iwasaki
Katsuhiro Tsukamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of DE4239457A1 publication Critical patent/DE4239457A1/de
Application granted granted Critical
Publication of DE4239457C2 publication Critical patent/DE4239457C2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • H01L21/743—Making of internal connections, substrate contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing
    • H01L2223/5446—Located in scribe lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Dicing (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
DE4239457A 1991-11-27 1992-11-24 Halbleiterwaferstruktur und Herstellungsverfahren dafür Expired - Lifetime DE4239457C2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3312257A JP2890380B2 (ja) 1991-11-27 1991-11-27 半導体装置およびその製造方法

Publications (2)

Publication Number Publication Date
DE4239457A1 DE4239457A1 (en) 1993-06-03
DE4239457C2 true DE4239457C2 (de) 1995-04-06

Family

ID=18027064

Family Applications (1)

Application Number Title Priority Date Filing Date
DE4239457A Expired - Lifetime DE4239457C2 (de) 1991-11-27 1992-11-24 Halbleiterwaferstruktur und Herstellungsverfahren dafür

Country Status (6)

Country Link
US (2) US5945716A (OSRAM)
JP (1) JP2890380B2 (OSRAM)
KR (1) KR960016772B1 (OSRAM)
DE (1) DE4239457C2 (OSRAM)
IT (1) IT1255960B (OSRAM)
TW (1) TW222711B (OSRAM)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07176688A (ja) * 1993-12-20 1995-07-14 Mitsubishi Electric Corp 半導体集積回路
US6184118B1 (en) * 1998-03-02 2001-02-06 United Microelectronics Corp. Method for preventing the peeling of the tungsten metal after the metal-etching process
JPH11340167A (ja) 1998-05-22 1999-12-10 Mitsubishi Electric Corp 半導体装置及びその製造方法
JP2000269293A (ja) * 1999-03-18 2000-09-29 Fujitsu Ltd 半導体装置
JP3548061B2 (ja) * 1999-10-13 2004-07-28 三洋電機株式会社 半導体装置の製造方法
US6610592B1 (en) * 2000-04-24 2003-08-26 Taiwan Semiconductor Manufacturing Company Method for integrating low-K materials in semiconductor fabrication
US6630746B1 (en) * 2000-05-09 2003-10-07 Motorola, Inc. Semiconductor device and method of making the same
JP2003197854A (ja) * 2001-12-26 2003-07-11 Nec Electronics Corp 両面接続型半導体装置、多段積層型半導体装置、その製造方法および該半導体装置を搭載した電子部品
JP4434606B2 (ja) 2003-03-27 2010-03-17 株式会社東芝 半導体装置、半導体装置の製造方法
JP2005109145A (ja) 2003-09-30 2005-04-21 Toshiba Corp 半導体装置
FR2893182B1 (fr) * 2005-11-10 2007-12-28 Atmel Grenoble Soc Par Actions Procede de decoupe de puces de circuit-integre sur substrat aminci
ITTO20100332A1 (it) * 2010-04-21 2011-10-22 St Microelectronics Srl Procedimento per la fabbricazione di piastrine semiconduttrici e piastrina semiconduttrice con trincea di protezione
JP2017028056A (ja) * 2015-07-21 2017-02-02 トヨタ自動車株式会社 半導体装置の製造方法
US10109599B2 (en) * 2016-12-21 2018-10-23 Globalfoundries Inc. Integrated circuit structure with continuous metal crack stop
KR102542621B1 (ko) * 2018-08-17 2023-06-15 삼성전자주식회사 반도체 장치
JP7443097B2 (ja) * 2020-03-09 2024-03-05 キオクシア株式会社 半導体ウェハおよび半導体チップ
KR20240009279A (ko) * 2022-07-13 2024-01-22 에스케이하이닉스 주식회사 기판 분단을 포함한 반도체 칩 제조 방법

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4392150A (en) * 1980-10-27 1983-07-05 National Semiconductor Corporation MOS Integrated circuit having refractory metal or metal silicide interconnect layer
JPS5776860A (en) * 1980-10-31 1982-05-14 Toshiba Corp Semiconductor device and its manufacture
US5045916A (en) * 1985-01-22 1991-09-03 Fairchild Semiconductor Corporation Extended silicide and external contact technology
US4745081A (en) * 1985-10-31 1988-05-17 International Business Machines Corporation Method of trench filling
JPS63127551A (ja) * 1986-11-17 1988-05-31 Toshiba Corp 半導体装置の製造方法
US4977439A (en) * 1987-04-03 1990-12-11 Esquivel Agerico L Buried multilevel interconnect system
US4879257A (en) * 1987-11-18 1989-11-07 Lsi Logic Corporation Planarization process
JPH01186655A (ja) * 1988-01-14 1989-07-26 Fujitsu Ltd 半導体集積回路
JP2769331B2 (ja) * 1988-09-12 1998-06-25 株式会社日立製作所 半導体集積回路の製造方法
JPH02188942A (ja) * 1989-01-17 1990-07-25 Fujitsu Ltd 多層配線構造を備えた半導体装置の製造方法
JP2737979B2 (ja) * 1989-02-10 1998-04-08 三菱電機株式会社 半導体装置
JPH0750700B2 (ja) * 1989-06-27 1995-05-31 三菱電機株式会社 半導体チップの製造方法
US4987099A (en) * 1989-12-29 1991-01-22 North American Philips Corp. Method for selectively filling contacts or vias or various depths with CVD tungsten

Also Published As

Publication number Publication date
US5945716A (en) 1999-08-31
JPH05152433A (ja) 1993-06-18
TW222711B (OSRAM) 1994-04-21
IT1255960B (it) 1995-11-17
KR930011167A (ko) 1993-06-23
ITMI922707A0 (it) 1992-11-26
US6211070B1 (en) 2001-04-03
ITMI922707A1 (it) 1994-05-26
JP2890380B2 (ja) 1999-05-10
DE4239457A1 (en) 1993-06-03
KR960016772B1 (ko) 1996-12-20

Similar Documents

Publication Publication Date Title
DE4239457C2 (de) Halbleiterwaferstruktur und Herstellungsverfahren dafür
DE69616081T2 (de) Verbindungsschema für integrierte schaltungen
DE60126960T2 (de) Verbesserter rissunterbrecher für halbleiterchips
DE3876655T2 (de) Verbindungssystem hoher geschwindigkeit mit feuerfesten kontakten vom "non-dogbone-typ" und ein aktiver elektromigrationsunterdrueckender mechanismus.
DE4234666C2 (de) Verbindungsstruktur und Herstellungsverfahren dafür
DE69025886T2 (de) Verfahren zum teilweisen Anfüllen von Kontakten oder Durchführungen verschiedener Tiefe
DE69737762T2 (de) Verbesserungen in Bezug auf integrierte Schaltungen
DE3851163T2 (de) Kontakt in einer Bohrung in einem Halbleiter und Verfahren zu seiner Herstellung.
DE69031575T2 (de) Halbleiteranordnung mit einer trichterförmigen Verbindung zwischen Leiter-Ebenen und Verfahren zu ihrer Herstellung
DE4214391C2 (de) Integrierte Halbleiterschaltkreisstruktur und Verfahren zu ihrer Herstellung
EP0132720B1 (de) Integrierte Halbleiterschaltung mit einer aus Aluminium oder aus einer Aluminiumlegierung bestehenden äusseren Kontaktleiterbahnebene
DE19834917A1 (de) Verfahren zum Bilden von selbstausrichtenden Durchgängen in integrierten Schaltungen mit mehreren Metallebenen
DE102011002769B4 (de) Halbleiterbauelement und Verfahren zur Herstellung einer Hybridkontaktstruktur mit Kontakten mit kleinem Aspektverhältnis in einem Halbleiterbauelement
DE3834241A1 (de) Halbleitereinrichtung
DE69209970T2 (de) Höckerelektrodenstruktur und Halbleiterchip mit dieser Struktur
DE69228099T2 (de) Verfahren zur Herstellung von Sacklöchern und hergestellte Struktur
DE112021000892T5 (de) Halbleiterbauteil, ein dieses aufweisendes halbleitergehäuse, und verfahren zur herstellung eines halbleiterbauteils
DE112021000239T5 (de) Verbindungsstrukturen mit rutheniumauskleidung mit kobaltinfusion und einer kobaltabdeckung
DE102022100366A1 (de) Vorrichtungen mit siliziumdurchführungen, schutzringe und deren herstellungsverfahren
DE10136246A1 (de) Halbleitervorrichtung mit kapazitivem Element und Verfahren zu ihrer Herstellung
EP0373258B1 (de) Verfahren zur selbstjustierten Herstellung von Kontakten zwischen in übereinander angeordneten Verdrahtungsebenen einer integrierten Schaltung enthaltenen Leiterbahnen
EP0698293B1 (de) Verfahren zur herstellung eines halbleiterbauelements mit stromanschlüssen für hohe integrationsdichte
DE102004001853B3 (de) Verfahren zum Herstellen von Kontaktierungsanschlüssen
DE69323513T2 (de) Planaxer Kontakt mit einer Lücke
DE102018211683B4 (de) Verfahren zur herstellung von metallisierungsebenen

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
D2 Grant after examination
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)
R071 Expiry of right
R071 Expiry of right