DE10236187A1 - Halbleitervorrichtung - Google Patents

Halbleitervorrichtung

Info

Publication number
DE10236187A1
DE10236187A1 DE10236187A DE10236187A DE10236187A1 DE 10236187 A1 DE10236187 A1 DE 10236187A1 DE 10236187 A DE10236187 A DE 10236187A DE 10236187 A DE10236187 A DE 10236187A DE 10236187 A1 DE10236187 A1 DE 10236187A1
Authority
DE
Germany
Prior art keywords
supply voltage
circuit
output
signal
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE10236187A
Other languages
German (de)
English (en)
Inventor
Tadaaki Yamauchi
Takeo Okamoto
Junko Matsumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of DE10236187A1 publication Critical patent/DE10236187A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4072—Circuits for initialization, powering up or down, clearing memory or presetting
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Logic Circuits (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Electronic Switches (AREA)
DE10236187A 2001-10-29 2002-08-07 Halbleitervorrichtung Withdrawn DE10236187A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001330949A JP3889954B2 (ja) 2001-10-29 2001-10-29 半導体装置

Publications (1)

Publication Number Publication Date
DE10236187A1 true DE10236187A1 (de) 2003-05-15

Family

ID=19146596

Family Applications (1)

Application Number Title Priority Date Filing Date
DE10236187A Withdrawn DE10236187A1 (de) 2001-10-29 2002-08-07 Halbleitervorrichtung

Country Status (6)

Country Link
US (1) US6744298B2 (enExample)
JP (1) JP3889954B2 (enExample)
KR (1) KR100493228B1 (enExample)
CN (1) CN1249723C (enExample)
DE (1) DE10236187A1 (enExample)
TW (1) TW574686B (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100541158B1 (ko) * 2003-05-28 2006-01-10 주식회사 하이닉스반도체 출력 회로
US7190206B2 (en) * 2003-07-22 2007-03-13 Samsung Electronics Co., Ltd. Interface circuit and signal clamping circuit using level-down shifter
KR100599216B1 (ko) * 2005-07-11 2006-07-12 삼성전자주식회사 반도체 메모리 장치의 출력회로 및 데이터 출력방법
US7541835B1 (en) * 2005-12-08 2009-06-02 Nvidia Corporation Circuit technique to achieve power up tristate on a memory bus
US7619444B1 (en) * 2005-12-08 2009-11-17 Nvidia Corporation Circuit technique to prevent device overstress
US7522000B2 (en) * 2006-09-14 2009-04-21 International Business Machines Corporation Design structure for a serial link output stage differential amplifier
US7391266B2 (en) * 2006-09-14 2008-06-24 International Business Machines Corporation Serial link output stage differential amplifier and method
JP4987607B2 (ja) * 2007-07-25 2012-07-25 ルネサスエレクトロニクス株式会社 レベルシフト回路
US7663959B2 (en) * 2007-11-29 2010-02-16 Taiwan Semiconductor Manufacturing Co., Ltd. Power up/down sequence scheme for memory devices
KR100945811B1 (ko) * 2008-08-08 2010-03-08 주식회사 하이닉스반도체 데이터 출력 회로
JP5447227B2 (ja) * 2010-06-29 2014-03-19 セイコーエプソン株式会社 回路装置及びシステム
US8675420B2 (en) 2011-05-26 2014-03-18 Micron Technology, Inc. Devices and systems including enabling circuits
JP6134536B2 (ja) * 2012-02-28 2017-05-24 株式会社メガチップス 出力装置
CN108476182B (zh) * 2016-01-22 2021-03-05 索尼公司 发送装置、发送方法和通信系统
US10191086B2 (en) * 2016-03-24 2019-01-29 Apple Inc. Power detection circuit
US10812138B2 (en) 2018-08-20 2020-10-20 Rambus Inc. Pseudo-differential signaling for modified single-ended interface
JP7608714B2 (ja) * 2019-11-15 2025-01-07 富士電機株式会社 スイッチング制御回路
TWI730822B (zh) * 2020-06-22 2021-06-11 瑞昱半導體股份有限公司 應用在多個電源域的電路
US11264989B1 (en) 2020-08-07 2022-03-01 Kabushiki Kaisha Toshiba Semiconductor device

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5891680A (ja) * 1981-11-26 1983-05-31 Fujitsu Ltd 半導体装置
JP2982196B2 (ja) * 1990-02-06 1999-11-22 日本電気株式会社 異電源インターフェース回路
JP3181640B2 (ja) * 1991-09-24 2001-07-03 三星電子株式会社 データ出力バッファ
KR100211758B1 (ko) * 1995-08-18 1999-08-02 윤종용 멀티 파워를 사용하는 데이터 출력버퍼
KR100223744B1 (ko) * 1995-12-29 1999-10-15 김영환 혼합 전압 입력 버퍼
KR100224666B1 (ko) * 1996-12-05 1999-10-15 윤종용 반도체장치의 전원제어회로
JPH10209853A (ja) * 1997-01-27 1998-08-07 Sony Corp レベルシフト回路
JPH10285013A (ja) * 1997-04-08 1998-10-23 Mitsubishi Electric Corp 出力バッファ回路
US5864244A (en) * 1997-05-09 1999-01-26 Kaplinsky; Cecil H. Tristate buffer circuit with transparent latching capability
KR100429862B1 (ko) * 1997-06-24 2004-07-19 삼성전자주식회사 반도체장치의 내부 전원 제어회로
JP2001006369A (ja) 1999-06-21 2001-01-12 Nec Corp 半導体インターフェースシステム及び半導体メモリ回路
KR100308792B1 (ko) * 1999-09-28 2001-11-02 윤종용 레벨시프터를 가지는 반도체 장치의 데이터 출력회로 및 데이터 출력방법
JP3502330B2 (ja) * 2000-05-18 2004-03-02 Ｎｅｃマイクロシステム株式会社 出力回路
US6351173B1 (en) * 2000-08-25 2002-02-26 Texas Instruments Incorporated Circuit and method for an integrated level shifting latch

Also Published As

Publication number Publication date
KR20030035832A (ko) 2003-05-09
US20030080787A1 (en) 2003-05-01
TW574686B (en) 2004-02-01
JP3889954B2 (ja) 2007-03-07
JP2003133941A (ja) 2003-05-09
KR100493228B1 (ko) 2005-06-03
CN1249723C (zh) 2006-04-05
CN1416134A (zh) 2003-05-07
US6744298B2 (en) 2004-06-01

Similar Documents

Publication Publication Date Title
DE10236187A1 (de) Halbleitervorrichtung
DE69231912T2 (de) Ausgangstreiberschaltung mit Vorladung
DE4122978C2 (de) Restladungskompensierungsschaltung und Verfahren zum Kompensieren einer Restladung
DE4244555C2 (de) Integrierte Halbleiterschaltungsvorrichtung und Verfahren zum Durchführen eines Beschleunigungstests ("burn-in")
DE4442848C2 (de) Spannungsabwärtswandler für eine Halbleiterspeichervorrichtung
DE69530748T2 (de) Spannungsregler für einen Ausgangstreiber mit verringerter Ausgangsimpedanz
DE102007049001A1 (de) Pegelumsetzer mit einer einzigen Spannungsquelle
DE3930932C2 (enExample)
DE68910994T2 (de) Schaltung zur Einstellung des Betriebsmodus für DRAM-Speicher.
DE10236194A1 (de) Halbleitervorrichtung
DE19812270B4 (de) Signalleitungstreiber und diesen verwendendes Halbleiterspeicherbauelement
DE4238063A1 (en) Integrated semiconductor memory circuit with complementary MOS inverters in latch circuit - allows setting and resetting of flip=flop function by signals applied to source of N-channel MOSFET
DE2534181A1 (de) Schaltungsanordnung zur anpassung von spannungspegeln
DE4142065C2 (de) Leseverstärkersteuerungsschaltkreis für eine Halbleiterspeichervorrichtung
DE4236456C2 (de) Halbleiterspeichereinrichtung und Betriebsverfahren dafür
DE69430035T2 (de) CMOS-Schaltung zum Ausführen von bollescher Funktionen
DE4239318A1 (en) System for identifying application of supply voltage esp. for electronic circuit - has identifying unit connected to supply voltage lead for identifying application and interruption of supply voltage across supply voltage lead also signal prodn. unit
DE19813707C2 (de) Spannungspegelumformschaltung
DE69112475T2 (de) Speicheranordnung.
DE69025875T2 (de) Leseverstärker
DE3618572A1 (de) Halbleiterspeicherelement
DE19757959A1 (de) Integrierte Halbleiterschaltungseinrichtung
DE69738366T2 (de) Pull-Up-Schaltung und damit ausgerüstete Halbleitervorrichtung
DE3630679C2 (enExample)
DE69803215T2 (de) Programmierbare speicherzelle

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
8130 Withdrawal