DE10084993T1 - Ausgabeschaltung für einen mit doppelter Datenrate arbeitenden dynamischen Speicher mit wahlfreiem Zugriff (DDR DRAM), ein mit doppelter Datenrate arbeitender dynamischer Speicher mit wahlfreiem Zugriff (DDR DRAM), ein Verfahren zum getakteten Auslesen von Daten aus mit doppelter Datenrate arbeitenden dynamischen Speicher mit wahlfreiem Zugriff (DDR DRAM) und ein Verfahren zum Liefern eines Daten-Strobe-Signals - Google Patents

Ausgabeschaltung für einen mit doppelter Datenrate arbeitenden dynamischen Speicher mit wahlfreiem Zugriff (DDR DRAM), ein mit doppelter Datenrate arbeitender dynamischer Speicher mit wahlfreiem Zugriff (DDR DRAM), ein Verfahren zum getakteten Auslesen von Daten aus mit doppelter Datenrate arbeitenden dynamischen Speicher mit wahlfreiem Zugriff (DDR DRAM) und ein Verfahren zum Liefern eines Daten-Strobe-Signals

Info

Publication number
DE10084993T1
DE10084993T1 DE10084993T DE10084993T DE10084993T1 DE 10084993 T1 DE10084993 T1 DE 10084993T1 DE 10084993 T DE10084993 T DE 10084993T DE 10084993 T DE10084993 T DE 10084993T DE 10084993 T1 DE10084993 T1 DE 10084993T1
Authority
DE
Germany
Prior art keywords
random access
access memory
dynamic random
data rate
ddr dram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE10084993T
Other languages
English (en)
Other versions
DE10084993B3 (de
Inventor
Wen Li
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Round Rock Research LLC
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of DE10084993T1 publication Critical patent/DE10084993T1/de
Application granted granted Critical
Publication of DE10084993B3 publication Critical patent/DE10084993B3/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066—Output synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/107—Serial-parallel conversion of data or prefetch
DE10084993T 1999-09-02 2000-08-31 Ausgabeschaltung für einen mit doppelter Datenrate arbeitenden dynamischen Speicher mit wahlfreiem Zugriff (DDR DRAM), ein mit doppelter Datenrate arbeitender dynamischer Speicher mit wahlfreiem Zugriff (DDR DRAM), ein Verfahren zum getakteten Auslesen von Daten aus mit doppelter Datenrate arbeitenden dynamischen Speicher mit wahlfreiem Zugriff (DDR DRAM) Expired - Fee Related DE10084993B3 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/389,531 US6240042B1 (en) 1999-09-02 1999-09-02 Output circuit for a double data rate dynamic random access memory, double data rate dynamic random access memory, method of clocking data out from a double data rate dynamic random access memory and method of providing a data strobe signal
US09/389,531 1999-09-02
PCT/US2000/024076 WO2001016957A1 (en) 1999-09-02 2000-08-31 Apparatus for analogue information transfer

Publications (2)

Publication Number Publication Date
DE10084993T1 true DE10084993T1 (de) 2002-08-01
DE10084993B3 DE10084993B3 (de) 2013-03-21

Family

ID=23538652

Family Applications (1)

Application Number Title Priority Date Filing Date
DE10084993T Expired - Fee Related DE10084993B3 (de) 1999-09-02 2000-08-31 Ausgabeschaltung für einen mit doppelter Datenrate arbeitenden dynamischen Speicher mit wahlfreiem Zugriff (DDR DRAM), ein mit doppelter Datenrate arbeitender dynamischer Speicher mit wahlfreiem Zugriff (DDR DRAM), ein Verfahren zum getakteten Auslesen von Daten aus mit doppelter Datenrate arbeitenden dynamischen Speicher mit wahlfreiem Zugriff (DDR DRAM)

Country Status (8)

Country Link
US (2) US6240042B1 (de)
JP (3) JP2003508872A (de)
KR (1) KR100493477B1 (de)
AU (1) AU7342200A (de)
DE (1) DE10084993B3 (de)
GB (1) GB2368947B (de)
TW (1) TW546668B (de)
WO (1) WO2001016957A1 (de)

Families Citing this family (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2393004B (en) * 1999-09-02 2004-06-23 Micron Technology Inc Apparatus for analogue information transfer
JP2002108693A (ja) * 2000-10-03 2002-04-12 Fujitsu Ltd データ読み出し方法、メモリコントローラ及び半導体集積回路装置
US6377096B1 (en) * 2000-10-24 2002-04-23 Hewlett-Packard Company Static to dynamic logic interface circuit
US6546461B1 (en) 2000-11-22 2003-04-08 Integrated Device Technology, Inc. Multi-port cache memory devices and FIFO memory devices having multi-port cache memory devices therein
US6889336B2 (en) * 2001-01-05 2005-05-03 Micron Technology, Inc. Apparatus for improving output skew for synchronous integrate circuits has delay circuit for generating unique clock signal by applying programmable delay to delayed clock signal
US6570813B2 (en) 2001-05-25 2003-05-27 Micron Technology, Inc. Synchronous mirror delay with reduced delay line taps
US6876239B2 (en) * 2001-07-11 2005-04-05 Micron Technology, Inc. Delay locked loop “ACTIVE command” reactor
US7082071B2 (en) * 2001-08-23 2006-07-25 Integrated Device Technology, Inc. Integrated DDR/SDR flow control managers that support multiple queues and MUX, DEMUX and broadcast operating modes
US6795360B2 (en) * 2001-08-23 2004-09-21 Integrated Device Technology, Inc. Fifo memory devices that support all four combinations of DDR or SDR write modes with DDR or SDR read modes
US6577552B2 (en) * 2001-08-30 2003-06-10 Micron Technology, Inc. Apparatus and method for generating an oscillating signal
US6930524B2 (en) * 2001-10-09 2005-08-16 Micron Technology, Inc. Dual-phase delay-locked loop circuit and method
KR100446291B1 (ko) 2001-11-07 2004-09-01 삼성전자주식회사 카스 레이턴시를 이용하여 락킹 레졸루션 조절이 가능한지연동기 루프 회로
US6759911B2 (en) 2001-11-19 2004-07-06 Mcron Technology, Inc. Delay-locked loop circuit and method using a ring oscillator and counter-based delay
US6950350B1 (en) * 2002-01-08 2005-09-27 #Dlabs, Inc., Ltd. Configurable pipe delay with window overlap for DDR receive data
US6597628B1 (en) * 2002-01-08 2003-07-22 3Dlabs, Inc., Ltd Auto-disable receive control for DDR receive strobes
KR100470995B1 (ko) * 2002-04-23 2005-03-08 삼성전자주식회사 클럭수신 동기회로를 갖는 멀티클럭 도메인 데이터 입력처리장치 및 그에 따른 클럭신호 인가방법
US7319728B2 (en) 2002-05-16 2008-01-15 Micron Technology, Inc. Delay locked loop with frequency control
US6801070B2 (en) 2002-05-16 2004-10-05 Micron Technology, Inc. Measure-controlled circuit with frequency control
US6943044B1 (en) * 2002-06-11 2005-09-13 Etron Technology, Inc. Method of high speed data rate testing
US6621316B1 (en) 2002-06-20 2003-09-16 Micron Technology, Inc. Synchronous mirror delay (SMD) circuit and method including a counter and reduced size bi-directional delay line
US6809990B2 (en) * 2002-06-21 2004-10-26 Micron Technology, Inc. Delay locked loop control circuit
US6819599B2 (en) 2002-08-01 2004-11-16 Micron Technology, Inc. Programmable DQS preamble
US6727740B2 (en) * 2002-08-29 2004-04-27 Micron Technology, Inc. Synchronous mirror delay (SMD) circuit and method including a ring oscillator for timing coarse and fine delay intervals
US6687185B1 (en) * 2002-08-29 2004-02-03 Micron Technology, Inc. Method and apparatus for setting and compensating read latency in a high speed DRAM
US7010713B2 (en) * 2002-12-19 2006-03-07 Mosaid Technologies, Inc. Synchronization circuit and method with transparent latches
US7738496B1 (en) 2002-12-31 2010-06-15 Cypress Semiconductor Corporation Device that provides the functionality of dual-ported memory using single-ported memory for multiple clock domains
US6762974B1 (en) 2003-03-18 2004-07-13 Micron Technology, Inc. Method and apparatus for establishing and maintaining desired read latency in high-speed DRAM
US6839301B2 (en) * 2003-04-28 2005-01-04 Micron Technology, Inc. Method and apparatus for improving stability and lock time for synchronous circuits
KR100927395B1 (ko) * 2003-04-29 2009-11-19 주식회사 하이닉스반도체 데이터 인 스트로브 신호 발생 장치
US7177379B1 (en) 2003-04-29 2007-02-13 Advanced Micro Devices, Inc. DDR on-the-fly synchronization
KR100522433B1 (ko) * 2003-04-29 2005-10-20 주식회사 하이닉스반도체 도메인 크로싱 회로
TWI303427B (en) * 2003-04-30 2008-11-21 Hynix Semiconductor Inc Synchronous memory device having advanced data align circuit
US6937076B2 (en) * 2003-06-11 2005-08-30 Micron Technology, Inc. Clock synchronizing apparatus and method using frequency dependent variable delay
US7685456B1 (en) 2003-07-30 2010-03-23 Marvell Israel (Misl) Ltd. DDR interface bus control
US7120075B1 (en) 2003-08-18 2006-10-10 Integrated Device Technology, Inc. Multi-FIFO integrated circuit devices that support multi-queue operating modes with enhanced write path and read path queue switching
US7031205B2 (en) 2003-09-29 2006-04-18 Infineon Technologies North America Corp. Random access memory with post-amble data strobe signal noise rejection
US20050073901A1 (en) * 2003-10-06 2005-04-07 Infineon Technologies North America Corp. Random access memory with data strobe locking circuit
KR100557636B1 (ko) * 2003-12-23 2006-03-10 주식회사 하이닉스반도체 클럭신호를 이용한 데이터 스트로브 회로
US7934057B1 (en) * 2003-12-24 2011-04-26 Cypress Semiconductor Corporation Logic for implementing a dual clock domain read access with predictable timing for bi-directional inputs/outputs
KR100521049B1 (ko) 2003-12-30 2005-10-11 주식회사 하이닉스반도체 더블 데이터 레이트 싱크로너스 디램의 쓰기 회로
US7042792B2 (en) * 2004-01-14 2006-05-09 Integrated Device Technology, Inc. Multi-port memory cells for use in FIFO applications that support data transfers between cache and supplemental memory arrays
US7078950B2 (en) * 2004-07-20 2006-07-18 Micron Technology, Inc. Delay-locked loop with feedback compensation
KR100668829B1 (ko) 2004-10-12 2007-01-16 주식회사 하이닉스반도체 메모리 장치용 데이타 출력 제어 회로
KR100636929B1 (ko) * 2004-11-15 2006-10-19 주식회사 하이닉스반도체 메모리 장치의 데이터 출력 회로
US7466783B2 (en) * 2004-12-13 2008-12-16 Lexmark International, Inc. Method and system to implement a double data rate (DDR) interface
US7130226B2 (en) * 2005-02-09 2006-10-31 Micron Technology, Inc. Clock generating circuit with multiple modes of operation
US7233543B2 (en) * 2005-03-01 2007-06-19 Hewlett-Packard Development Company, L.P. System and method to change data window
US7702839B2 (en) * 2005-04-12 2010-04-20 Nokia Corporation Memory interface for volatile and non-volatile memory devices
US7280417B2 (en) * 2005-04-26 2007-10-09 Micron Technology, Inc. System and method for capturing data signals using a data strobe signal
KR100755371B1 (ko) * 2005-05-03 2007-09-04 삼성전자주식회사 반도체 메모리 장치 및 이 장치의 데이터 스트로우브 신호발생방법
US7123524B1 (en) 2005-05-13 2006-10-17 Infineon Technologies Ag Input circuit having updated output signal synchronized to clock signal
US7428603B2 (en) 2005-06-30 2008-09-23 Sigmatel, Inc. System and method for communicating with memory devices via plurality of state machines and a DMA controller
US7277357B1 (en) 2006-06-05 2007-10-02 Micron Technology, Inc. Method and apparatus for reducing oscillation in synchronous circuits
US8589632B1 (en) 2007-03-09 2013-11-19 Cypress Semiconductor Corporation Arbitration method for programmable multiple clock domain bi-directional interface
US8145809B1 (en) 2007-03-09 2012-03-27 Cypress Semiconductor Corporation Busy detection logic for asynchronous communication port
KR100911197B1 (ko) * 2007-12-27 2009-08-06 주식회사 하이닉스반도체 반도체 메모리 장치의 데이터 출력 회로
KR100911201B1 (ko) 2008-02-14 2009-08-06 주식회사 하이닉스반도체 반도체 메모리 장치의 데이터 스트로브 클럭 버퍼 및 그제어 방법
KR100955267B1 (ko) * 2008-04-30 2010-04-30 주식회사 하이닉스반도체 반도체 메모리장치 및 이의 동작 방법
WO2011022114A1 (en) * 2009-08-20 2011-02-24 Rambus Inc. Atomic memory device
KR101132799B1 (ko) * 2010-04-01 2012-04-02 주식회사 하이닉스반도체 반도체 메모리 장치 및 시스템
KR101796116B1 (ko) 2010-10-20 2017-11-10 삼성전자 주식회사 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
RU2011115528A (ru) 2011-04-21 2012-10-27 Дженерал Электрик Компани (US) Топливная форсунка, камера сгорания и способ работы камеры сгорания
JP6179206B2 (ja) * 2013-06-11 2017-08-16 株式会社リコー メモリ制御装置
KR102211709B1 (ko) * 2014-05-19 2021-02-02 삼성전자주식회사 신호 송수신 특성을 향상한 불휘발성 메모리 시스템, 호스트 장치, 불휘발성 메모리 시스템 및 호스트의 동작방법
KR102323569B1 (ko) 2015-09-30 2021-11-08 삼성전자주식회사 샘플링 포인트를 독립적으로 조절할 수 있는 데이터 처리 회로와 이를 포함하는 데이터 처리 시스템
US10649849B2 (en) * 2017-07-14 2020-05-12 Samsung Electronics Co., Ltd. Memory device including detection clock pattern generator for generating detection clock output signal including random data pattern
US10431293B1 (en) 2018-07-23 2019-10-01 Micron Technology, Inc. Systems and methods for controlling data strobe signals during read operations

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5598113A (en) * 1995-01-19 1997-01-28 Intel Corporation Fully asynchronous interface with programmable metastability settling time synchronizer
US5831929A (en) 1997-04-04 1998-11-03 Micron Technology, Inc. Memory device with staggered data paths
US6104225A (en) * 1997-04-21 2000-08-15 Fujitsu Limited Semiconductor device using complementary clock and signal input state detection circuit used for the same
JP3901297B2 (ja) * 1997-09-09 2007-04-04 富士通株式会社 Ｄｌｌ回路及びそれを利用した半導体記憶装置
JP3788867B2 (ja) * 1997-10-28 2006-06-21 株式会社東芝 半導体記憶装置
KR100252057B1 (ko) 1997-12-30 2000-05-01 윤종용 단일 및 이중 데이터 율 겸용 반도체 메모리 장치
KR100278653B1 (ko) * 1998-01-23 2001-02-01 윤종용 이중 데이터율 모드 반도체 메모리 장치
JPH11213666A (ja) 1998-01-30 1999-08-06 Mitsubishi Electric Corp 出力回路および同期型半導体記憶装置
US5923613A (en) 1998-03-18 1999-07-13 Etron Technology, Inc. Latched type clock synchronizer with additional 180°-phase shift clock
US6043694A (en) * 1998-06-24 2000-03-28 Siemens Aktiengesellschaft Lock arrangement for a calibrated DLL in DDR SDRAM applications

Also Published As

Publication number Publication date
GB2368947A (en) 2002-05-15
DE10084993B3 (de) 2013-03-21
GB2368947B (en) 2004-02-18
JP4787988B2 (ja) 2011-10-05
KR100493477B1 (ko) 2005-06-03
JP2006120311A (ja) 2006-05-11
JP2006172695A (ja) 2006-06-29
US6240042B1 (en) 2001-05-29
TW546668B (en) 2003-08-11
WO2001016957A1 (en) 2001-03-08
US20010014053A1 (en) 2001-08-16
GB0204835D0 (en) 2002-04-17
AU7342200A (en) 2001-03-26
JP2003508872A (ja) 2003-03-04
US6381194B2 (en) 2002-04-30
KR20030009292A (ko) 2003-01-29
JP5017708B2 (ja) 2012-09-05

Similar Documents

Publication Publication Date Title
DE10084993T1 (de) Ausgabeschaltung für einen mit doppelter Datenrate arbeitenden dynamischen Speicher mit wahlfreiem Zugriff (DDR DRAM), ein mit doppelter Datenrate arbeitender dynamischer Speicher mit wahlfreiem Zugriff (DDR DRAM), ein Verfahren zum getakteten Auslesen von Daten aus mit doppelter Datenrate arbeitenden dynamischen Speicher mit wahlfreiem Zugriff (DDR DRAM) und ein Verfahren zum Liefern eines Daten-Strobe-Signals
DE19963497B4 (de) SDRAM und Verfahren für die Durchführung von Datenleseoperationen in einem DDR-SDRAM
TW468184B (en) Semiconductor memory device and electronic apparatus
DE69531093D1 (de) Lese- und Wiederherstellungsverfahren eines Mehrzustand-DRAM-Speichers
EP1003176A3 (de) Magnetischer Speicher
JPH11250657A (ja) 同期型半導体記憶装置
EP1816569A3 (de) Integrierte E/A-Schaltung, die eine Hochleistungsbusschnittstelle benutzt
RU2011146123A (ru) Способ для записи информации на многослойный носитель записи и носитель записи для использования этим способом
DE60016355D1 (de) Vorrichtung, Verfahren und System zum Lesen/Schreiben von Daten, und Speichermedium für ein Lese-/Schreibprogramm
DE60035455D1 (de) Halbleiterspeicherkarte, Wiedergabegerät, Aufnahmegerät, Wiedergabeverfahren, Aufnahmeverfahren und vom Computer lesbarer Aufzeichnungsträger
DE60043036D1 (de) Halbleiterspeicherkarte, Wiedergabegerät, Aufnahmegerät, Wiedergabeverfahren, Aufnahmeverfahren und vom Computer lesbarer Aufzeichnungsträger
DE69330240D1 (de) Dynamischer Speicher mit wahlfreiem Zugriff mit Parallelprüfmodus zur Erzeugung beliebiger Testmuster
ATE475180T1 (de) Registerlesen für flüchtigen speicher
JPH054399U (ja) 高速直列データ路を持つランダムアクセスメモリシステム
KR20060136296A (ko) 반도체 메모리 및 반도체 메모리의 번인 시험 방법
KR20070000326A (ko) 반도체 메모리 및 반도체 메모리의 번인 시험 방법
DE3889480T2 (de) Blockorganisierter RAM-Speicher, fähig, um in einer Blockzugriffszeit Daten zu Lesen, zu Schreiben und Aufzufrischen.
ATE327555T1 (de) System und verfahren zum frühen schreiben in speicher durch halten der bitleitung auf festem potential
DE69826573D1 (de) Speicheranordnung die Burstaddressierung zum Lesen und Schreiben erlaubt durch einen einzigen Addresseneingang
WO2005038637A3 (en) Well-matched echo clock in memory system
DE50002394D1 (de) Mehrwertiger magnetoresistiver schreib/lese-speicher sowie verfahren zum beschreiben und auslesen eines solchen speichers
ATE462185T1 (de) Verfahren und vorrichtung zur lese-bitleitungs- klemmung für verstärkungszellen-dram-bausteine
FR2718272B1 (fr) Mémoire vive vidéo et procédé pour fournir en sortie des données série.
DE69717052T2 (de) Verfahren zum lesen von daten für einen ferroelektrischen speicher und ferroelektrischer speicher
EP0841654A3 (de) Einrichtung und Verfahren zur Steuerung der Speicherung von anzuzeigenden dekodierten Bilddaten in einem Bildspeicher

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
R018 Grant decision by examination section/examining division
R082 Change of representative

Representative=s name: V. FUENER EBBINGHAUS FINCK HANO, DE

R020 Patent grant now final

Effective date: 20130622

R081 Change of applicant/patentee

Owner name: ROUND ROCK RESEARCH, LLC (N.D.GES. DES STAATES, US

Free format text: FORMER OWNER: MICRON TECHNOLOGY, INC., BOISE, US

Effective date: 20130903

Owner name: ROUND ROCK RESEARCH, LLC (N.D.GES. DES STAATES, US

Free format text: FORMER OWNER: MICRON TECHNOLOGY, INC., BOISE, ID., US

Effective date: 20130903

R082 Change of representative

Representative=s name: V. FUENER EBBINGHAUS FINCK HANO, DE

Effective date: 20130903

R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee