CN205452265U - 电子功率模块 - Google Patents

电子功率模块 Download PDF

Info

Publication number
CN205452265U
CN205452265U CN201620153579.XU CN201620153579U CN205452265U CN 205452265 U CN205452265 U CN 205452265U CN 201620153579 U CN201620153579 U CN 201620153579U CN 205452265 U CN205452265 U CN 205452265U
Authority
CN
China
Prior art keywords
substrate
thermally
nude film
metal region
coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn - After Issue
Application number
CN201620153579.XU
Other languages
English (en)
Inventor
R·里扎
A·米诺蒂
G·蒙塔尔托
F·萨拉莫内
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
STMicroelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SRL filed Critical STMicroelectronics SRL
Application granted granted Critical
Publication of CN205452265U publication Critical patent/CN205452265U/zh
Withdrawn - After Issue legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/06Containers; Seals characterised by the material of the container or its electrical properties
    • H01L23/08Containers; Seals characterised by the material of the container or its electrical properties the material being an electrical insulator, e.g. glass
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293Organic, e.g. plastic
    • H01L23/296Organo-silicon compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3675Cooling facilitated by shape of device characterised by the shape of the housing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3737Organic materials with or without a thermoconductive filler
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838Geometry or layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5385Assembly of a plurality of insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/071Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/115Via connections; Lands around holes or via connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K13/00Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/14Mounting supporting structure in casing or on frame or rack
    • H05K7/1422Printed circuit boards receptacles, e.g. stacked structures, electronic circuit modules or box like frames
    • H05K7/1427Housings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29139Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/32227Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8384Sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/492Bases or plates or solder therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/06Thermal details

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Geometry (AREA)
  • Dispersion Chemistry (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

本公开涉及电子功率模块。一种包括容纳堆叠体(88)的壳体(22)的电子功率模块(20),其包括:DBC类型或类似的第一衬底(26);集成了具有一个或多个电传导端子的电子部件的裸片(27),被机械和热耦合至第一衬底的;和在第一衬底之上和在裸片之上延伸并且呈现出面对裸片的导电路径(32)的DBC类型或类似的第二衬底(29)。裸片通过烧结的热传导膏的第一耦合区域(30)被机械和热耦合至第一衬底;并且电子部件的一个或多个传导端子通过烧结的热传导膏的第二耦合区域(34)被机械、电和热耦合至第二衬底(29)的第一导电路径(32)。

Description

电子功率模块
技术领域
本实用新型涉及设置有具有增强的热耗散的封装结构的电子功率模块。
背景技术
如已知的,在半导体器件的制造中,封装是将包括电子和机电功能元件的经过处理的衬底转换成可以安装在印刷电路板(PCB)上的部件的最终步骤。封装体提供了对于衬底的保护并且提供了通过其能够将信号供应至功能元件并且获取来自那里的信号的必要的电连接。
为满足不断增加的集成度和尺寸上的减小的需要,目前所使用的封装方法包括晶片级封装(WLP)和3D封装。进一步的解决方案设想出表面安装器件(SMD),其使得能够实现封装体的尺寸和组装成本的进一步减小。
除所包含的尺寸之外,封装体、特别是用于功率器件的封装体必须同样保证几千瓦的峰值功率的供应和同时几百瓦的耗散。用于功率器件的封装体因此必须满足关于所使用的材料和关于组成它们的元件的相互布置两者的精确要求。在现有技术中已知提供了图1中的横截面图中所图示出的类型的电子器件1,其中设置有侧壁2(典型地是塑料材料的)和基板4(典型地是铜的)的壳体10在其内部容纳包括底部衬底6、被布置在底部衬底6上的一个或多个裸片8和在裸片8之上延伸的顶部衬底9的三维组件。顶部衬底9通过焊料球12被机械和电耦合至底部衬底6。同样,裸片8也被布置在底部衬底6的适当的外壳中并且通过焊料球13被机械和电耦合至顶部衬底9的导电路径。裸片8通过无铅焊料膏或焊料的预制品(典型地是由SnAgCu合金组成的焊料膏或焊料的预制品)被耦合至底部衬底6。
根据一个实施例,裸片8分别集成了被以反并联配置可操作地耦合到一起的IGBT和二极管。顶部衬底9和底部衬底6是直接接合铜(DBC)类型的(或类似的)。DBC技术已被发展以提供陶瓷衬底与相对厚的铜薄层的直接接合,而不用添加进一步的接合材料。DBC衬底典型地被用于功率电路/模块。更详细地,DBC衬底由陶瓷材料(典型地是氧化铝(Al2O3)或氮化铝(AlN))的绝缘层构成,通过高温工艺使两个金属层、特别是呈薄层形式的纯铜(Cu-OFE:99.99%)的两个金属层附着至该绝缘层。最终结果是在铜薄层与中间陶瓷层之间的亲密接合。目前,该类型的衬底被广泛用于将部件安装在电子功率电路中,只要中间陶瓷层保证良好的电绝缘但同时使得能够实现热的良好的向外传递。用于被安装在所述衬底上的部件的连接的导电路径通过对铜层进行蚀刻直到达到绝缘的陶瓷层而获得,由此形成了彼此绝缘的导电区域(路径)。
然而,用于衬底之间的相互耦合和用于裸片与衬底之间的耦合的焊料球的使用是所得到的堆叠体的过度厚度以及由于球与衬底之间的熔化区域的存在而产生的寄生效应的引入的原因。
此外,已知类型的实施例势必造成在制造时间方面长的工艺步骤,引起了生产效率的降低。
实用新型内容
本实用新型的目的因此是提供将克服已知解决方案的缺点的配备有具有增强的热耗散的封装结构的电子功率模块。
根据本公开的一个方面,提供了一种电子功率模块,包括容纳堆叠体的壳体,所述电子功率模块包括:
第一衬底,包括顶部金属区域、底部金属区域和被布置在所述顶部金属区域与所述底部金属区域之间的绝缘区域;
第一裸片,集成了具有一个或多个电传导端子的第一电子部件,所述第一裸片被机械和热耦合至所述第一衬底的第一表面;以及
第二衬底,包括顶部金属区域、底部金属区域和被布置在所述顶部金属区域与所述底部金属区域之间的绝缘区域,所述第二衬底在所述第一衬底之上和所述第一裸片之上延伸并且在所述第二衬底的底部金属区域中具有第一导电路径,
所述第一裸片通过烧结的热传导膏的第一耦合区域被机械和热耦合至所述第一衬底;并且
所述第一电子部件的所述一个或多个传导端子通过烧结的热传导膏的第二耦合区域被机械、电和热耦合至所述第二衬底的所述第一导电路径。
根据实施例,所述第一耦合区域和所述第二耦合区域是银的烧结层。
根据实施例,所述第一衬底通过烧结的热传导膏的第三耦合区域从机械、电和热的角度被直接耦合至所述第二衬底。
根据实施例,所述第一衬底具有被焊料焊接至所述壳体的端子引脚的至少一个导电焊盘,所述端子引脚在所述壳体内的区域与所述壳体外的区域之间形成电连接,并且其中所述第二衬底的所述第一导电路径通过烧结的热传导膏的所述第三耦合区域被进一步电耦合至所述第一衬底的所述导电焊盘。
根据实施例,所述第一衬底的所述顶部金属区域具有第一凹部,所述第一裸片被容纳在所述凹部中。
根据实施例,所述堆叠体进一步包括第二裸片,所述第二裸片被容纳在所述凹部中并且集成了具有一个或多个传导端子的第二电子部件,所述第二裸片通过烧结的热传导膏的第四耦合区域被机械和热耦合至所述第一衬底的所述顶部金属区域,并且其中被集成在所述第二裸片中的所述第二电子部件的所述传导端子中的一个被机械、电和热耦合至所述第二衬底的所述第一导电路径。
根据实施例,所述第一裸片的所述第一电子部件是具有集电极端子和发射极端子的IGBT,并且所述第二裸片的所述第二电子器件是具有阴极端子和阳极端子的二极管,
所述第二衬底进一步具有与所述第一导电路径电绝缘的第二导电路径,所述第二导电路径将所述发射极端子电连接至所述阳极端子,并且其中所述第一导电路径将所述集电极端子电连接至所述阴极端子,由此形成了所述二极管和所述IGBT的反并联连接。
根据实施例,所述电子功率模块进一步包括:电和热传导材料的基板,被热耦合至所述第一衬底;和被热耦合至所述基板的热耗散器。
根据实施例,所述壳体包括:环氧树脂的塑料壳体,其在横向上包围所述堆叠体,使所述堆叠体的顶表面和所述堆叠体的底表面露出,其中所述堆叠体的所述顶表面和所述底表面被配置成被热耦合至相应的热耗散器。
根据实施例,所述电子功率模块进一步包括:
至少一个第三衬底,包括顶部金属区域、底部金属区域和被布置在所述顶部金属区域与所述底部金属区域之间的绝缘区域,所述第三衬底在所述第一衬底的下面延伸并且在所述第三衬底的顶部金属区域中呈现出凹部;和
第三裸片和第四裸片,其被容纳在所述第三衬底的所述凹部中并且集成了具有相应的传导端子的相应的电子部件,
其中所述第三裸片通过烧结的热传导膏的第五耦合区域被机械和热耦合至所述第三衬底,
并且其中被集成在所述第三裸片和所述第四裸片中的所述电子部件的所述传导端子通过烧结的热传导膏的第五耦合区域被机械、电和热耦合至在所述第一衬底的所述底部金属区域中延伸的导电路径。
根据实施例,所述堆叠体进一步包括具有用于驱动所述第一电子部件的器件的印刷电路板,所述印刷电路板被机械耦合至所述第二衬底的所述顶部金属区域并且通过穿过所述第二衬底形成的通孔被可操作地耦合至所述第一电子部件。
根据实施例,所述电子功率模块进一步包括被机械耦合在所述第一衬底和所述第二衬底之间的至少一个温度传感器。
根据实施例,所述电子功率模块进一步包括被布置在所述第一衬底和所述第二衬底之间的用于驱动所述第一电子部件的至少一个器件。
根据实施例,所述第一衬底的所述顶部金属区域、所述底部金属区域和被布置在其间的所述绝缘区域的相应的面积大于所述第二衬底的所述顶部金属区域、所述底部金属区域和被布置在其间的所述绝缘区域的相应的面积。
根据本公开的实用新型使得能够实现待获得的部件的高集成水平、高可靠性和高密度。
附图说明
为了理解本实用新型,现在纯粹通过非限制性示例的方式参照附图来描述其优选实施例,其中:
-图1示出根据已知类型的实施例的功率模块;
-图2示出根据本公开的实施例的功率模块;
-图3示出根据本公开的进一步实施例的功率模块;
-图4至图12示出图2的功率模块的制造步骤;
-图13至图16示出根据本公开的相应的进一步实施例的功率模块;
-图17在俯视立体图中示出了呈现出被设计成各容纳集成了IGBT的相应裸片和集成了二极管的相应裸片的两个凹部的DBC类型的衬底;
-图18示出通过将IGBT和二极管连接到一起而形成的电配置;和
-图19示出被容纳在凹部中的两个裸片,及被容纳在凹部中的进一步的裸片。
具体实施方式
图2在横截面图和X、Y、Z轴的三轴系统中示出根据本实用新型的一个方面的功率模块(或电子功率器件)20。
功率模块20包括:
-封装体22,包括:电和热传导材料的(特别是诸如铜等的金属材料的)处于XY平面中的基板23,和沿着基板23的周缘部分平行于XZ和YZ平面延伸的侧壁24;侧壁24是绝缘材料的、例如塑料材料的;
-利用DBC技术获得的底部衬底26,其通过包括电和热传导材料的烧结膏(特别是包括银的膏)的第一耦合区域25被热耦合至基板23的与第一表面23a相对的第二表面23b;
-第一裸片27和第二裸片28,它们通过包括电和热传导材料的(特别是包括银的)烧结膏的相应的第二耦合区域30被机械和热耦合至底部衬底26的表面26a;和
-利用DBC技术获得的顶部衬底29,其在第一和第二裸片27、28之上延伸并且具有通过包括电和热传导材料的(特别是包括银的)烧结膏的相应的第三耦合区域34被机械、热和电耦合至第一和第二裸片27、28的选择性部分的表面29a。
热耗散器31可以在功率模块20的使用之前被可操作地耦合至基板23的第一表面23a。该操作一般由功率模块20的最终用户进行。然而,根据不同的实施例,热耗散器31可以由制造商直接安装。
根据本公开的进一步方面,封装体22进一步包括顶帽19,其被设计成在顶部封闭封装体22,以用于形成由侧壁24、基板23和顶帽19界定的收容区域。
顶部衬底29在对应于表面29a的位置处具有被获得用于接触第一裸片27的电端子和将所述电端子中的一个或多个电连接至第二裸片的相应的电端子的导电路径。例如,第一裸片27是IGBT器件,其电端子包括集电极区、栅极区和发射极区,而第二裸片28是包括阴极端子和阳极端子的二极管。被设置在顶部衬底29的表面29a上的导电路径在该示例中具有将第二裸片28的二极管以反并联配置与第一裸片27的IGBT器件连接的功能,即将二极管的阴极连接至IGBT的集电极并且将二极管的阳极连接至IGBT的发射极。
根据本公开的一个方面,存在导电路径用于形成IGBT器件的电端子与封装体22的外部之间的电连接。进一步的导电路径形成二极管的电端子与封装体22的外部之间的电连接。
以上导电路径包括:
-被形成在顶部衬底29的表面29a上的导电路径32、37;
-在底部衬底26与顶部衬底29之间的电耦合区域36(其中仅一个被图示在图2中),其中电耦合区域36包括电和热传导材料(特别是银)的膏;和
-在底部衬底26的表面26a之上延伸并且将电耦合区域36电连接至端子引脚38的导电路径,端子引脚38进而穿过侧壁24在底部衬底26的表面26a与封装体22的外部之间延伸。
以该方式,被集成在第一和第二裸片27、28中的IGBT和二极管器件的电端子可从封装体22的外部电访问。
如已经说过的,顶部和底部衬底26、29是DBC类型的并且各具有陶瓷材料的(例如氧化铝(Al2O3)或氮化铝(AlN)的)相应的绝缘层46、49。呈薄层形式的铜的两个金属层47和48附着至绝缘层46的相对侧。呈薄层形式的铜(优选纯铜)的两个金属层50、51附着至绝缘层49的相对侧。作为电绝缘体的陶瓷层46、49的使用确保随时间保持稳定的高的功能性质(电绝缘、热耗散)。
典型地,绝缘层46、49的厚度被包括在0.25mm与1mm之间,而金属层47、48、50、51的厚度被包括在0.12mm与0.5mm之间。
在图2中图示出的实施例中,裸片27、28如已经描述的通过相应的耦合区域30、34在顶部被耦合至金属层50并且在底部被耦合至金属层48。金属层48、50通过耦合区域36被耦合到一起。
在顶部衬底29的表面29a之上延伸的导电路径32、37通过用于使绝缘层49的一部分露出并因此界定导电区域的对金属层50的蚀刻来获得,以用于致使它们彼此电绝缘。同样,底部衬底26的金属层48也可以被选择性地蚀刻以将容纳第一和第二裸片27、28的区域界定并彼此电绝缘,和/或以将金属层48的用于耦合端子引脚38的区域界定并电绝缘。
此外,根据图2的实施例,底部衬底26的金属层48具有有着小于金属层48的厚度的深度的凹部,其被设计成容纳第一和第二裸片27、28。如此形成的凹部的深度使得第一和第二裸片27、28在Z轴的方向上不从凹部中显著地突出,并且因此通过第一衬底26和通过底部衬底29及通过第一和第二裸片27、28形成的堆叠体的总厚度大致用第一衬底26和顶部衬底29的厚度的和来表示。
底部和顶部衬底26、29及第一和第二裸片27、28被浸在电绝缘封装硅凝胶52中。硅凝胶52保证金属层51的顶部电绝缘,以及裸片27、28与分别属于第一衬底26和顶部衬底29的金属层48和50的面对裸片的部分之间的电绝缘。硅凝胶52进一步具有保护功率模块的裸片、端子和内部区域的表面免受任何污染、氧化和免受潮湿的伤害的功能,以及使功率模块20在使用期间所经受的振动和任何可能的机械冲击衰减的功能。
热耗散器31通过被设计成有助于热从底部衬底26传递至热耗散器31的热界面材料(TIM)56(例如硅脂)的层被热耦合至基板23。热耗散器31通过处于本身已知的方式的螺钉(图2中未示出)被机械耦合至基板23。
图3示出根据本公开的进一步实施例的功率模块60。功率模块60的与图2的功率模块20的那些特征共有的特征没有进行任何进一步的描述并且用相同的附图标记指定出。
功率模块60进一步包括被布置在底部衬底26与顶部衬底29之间的DBC类型的中间衬底62。中间衬底62根据DBC技术具有通过陶瓷材料的绝缘层66被分开的两个金属层64、65、特别是纯铜的两个金属层。中间衬底62在对应于底部表面62a的位置处(即,在金属层64中)具有通过用于使绝缘层49的一部分露出因此形成彼此绝缘的导电区域的金属层64的蚀刻而获得的导电路径。如参照顶部衬底29先前描述的,金属层64的导电路径被耦合至第一和第二裸片27、28的选择性区域,例如以便将相应的电子器件、IGBT和二极管以反并联配置连接到一起,并且以便形成与端子引脚38的连接。
第一和第二裸片27、28通过包括导电材料的(特别是包括银的)烧结膏的耦合区域30被机械和热耦合至底部衬底26的表面26a,并且通过电和热传导材料的(特别是包括银的)烧结膏的相应的耦合区域70被进一步地机械、热和电耦合至中间衬底62的导电路径。
中间衬底62进一步在顶表面62b上(即,在金属层65中)具有被设计成容纳进一步的第三和第四裸片67、68的凹部。如参照第一和第二裸片27、28所描述的,第三和第四裸片67、68通过包括电和热传导材料的(特别是包括银的)烧结膏的耦合区域72被机械和热耦合至中间衬底62的表面62b。
顶部衬底29在中间衬底62之上延伸并且如参照图2先前所描述的具有通过包括电和热导电性材料的(特别是包括银的)烧结膏的相应的耦合区域74被机械、热和电耦合至裸片67、68的导电端子。
硅凝胶72覆盖第一衬底26、第二衬底62和第三衬底29以及存在于它们之间的空间。
端子引脚38穿过封装体22的侧壁24延伸。一些端子引脚38仅接触存在于底部衬底26上的接触焊盘61,而其他端子引脚38仅接触存在于中间衬底62上的接触焊盘63。接触焊盘61、63被形成在底部衬底26的和中间衬底62的周缘区域中。为此目的,为了便于侧壁24在基板23上的组装操作和同时提供端子引脚38与衬底26和62之间的接触,底部衬底26沿着X轴的水平延伸大于中间衬底62的沿着X轴的水平延伸。进而,中间衬底62沿着X轴的水平延伸大于顶部衬底29的沿着X轴的水平延伸。以该方式,在俯视图中,底部衬底26的呈现出用于端子引脚38的接触焊盘的周缘部分从中间衬底62在横向上伸出。同样,中间衬底62的呈现出用于端子引脚38的接触焊盘的周缘部分从顶部衬底29在横向上伸出。以该方式,侧壁2可以被竖直地、即通过使侧壁24沿着Z轴滑动而被安装在基板23上。
参照图4至图12,现在描述用于制造图2的功率模块20的方法。方法以明显的方式也适用于图3的功率模块60的制造。
参照图4,提供呈现出用于容纳裸片27、28的凹部79的DBC类型的底部衬底26。DBC衬底是商业上可得到的并且基于消费者的指示由供应商进行了预处理(例如,以形成凹部79)。
接着(图5),通过丝网印刷技术或者写入/分配技术,形成电和热传导材料的(特别是包括银的)膏的第一中间耦合区域81。第一中间耦合区域81被形成在凹部79中,并且随后的制造步骤中、在烧结步骤之后将变为形成耦合区域30(图6)。所使用的导电膏具有例如以下特性(其作为烧结压力(例如在10MPa至30MPa范围内选择出的压力)的函数而变化):
热传导率 150-250W/m·K
电阻 <0.008mΩ·cm
CTE 21ppm/K
弹性模量 50-60GPa
在烘箱中的干燥的步骤已经以近似100℃执行了近似10分钟之后,随后是(图6)将裸片27、28在120℃至125℃在对应于相应的中间耦合区域81的位置处放置(使用选取和放置技术)几秒的步骤,和在压力的施加下的热处理的随后步骤,以使得能够实现烧结。烧结步骤以近似230℃的温度和被包括在10MPa与30MPa之间的压力进行1至3分钟。
接下来(图7),提供DBC类型的顶部衬底29。如已经说过的,DBC衬底是商业上可得到的并且基于消费者的指示由供应商进行了预处理。顶部衬底29具有在金属层50中被蚀刻出的多个沟槽,以形成彼此电绝缘的导电路径。各导电路径被设计用于当顶部衬底29被面对底部衬底26布置时接触裸片27、28的选择性部分(特别地,被集成在裸片27、28中的器件的电端子)和底部衬底26的选择性部分(特别地,以形成来自和朝向相应的端子引脚38的电路径)。
接着使用丝网印刷技术或写入/分配技术形成电和热传导材料的(特别是包括银的)膏的第二中间耦合区域84、86。第二中间耦合区域84、86被形成在第一裸片27上(选择性地、即仅在对应于后者的电端子的区域中)、在第二裸片28上(选择性地、即仅在对应于后者的电端子的区域中)和在金属层48的被设置用于与金属层50的相应部分机械和电耦合的表面区域中。在随后的制造步骤中,在烧结之后,耦合区域84、86将分别形成耦合区域34和36。
在干燥步骤已经在烤箱中在100℃执行了近似10分钟之后,接着进行用于将顶部衬底29耦合至底部衬底26的倒装芯片步骤。
接着(图8),在压力P的施加下的热处理的随后步骤实现烧结步骤。更详细地,该烧结步骤以近似230℃的温度和被包括在10MPa与30MPa之间的压力进行1至3分钟。由此通过用耦合区域30、34和36被从机械、热和电角度耦合到一起的底部衬底26、第一和第二裸片27、28及顶部衬底29形成了堆叠体或子组件88。
接着(图9),提供基板23。使用丝网印刷技术或者写入/分配技术,形成电和热传导材料的(特别是包括银的)膏的层90,用于随后的烧结步骤。
接下来(图10),在以100℃在烤箱中执行了干燥的步骤近似10分钟之后,接下来的步骤是在已经形成导电膏的层90所在的区域中将图8的堆叠体88耦合至图9的基板23的步骤。
接着,以近似230℃的温度和被包括在10MPa与30MPa之间的压力持续1至3分钟的随后的热处理实现烧结步骤。因此堆叠体88的至基板23的良好的附着以及堆叠体88的至基板23的最佳的热耦合通过如此形成的耦合区域25被保证。
接下来(图11),组装侧壁24,这些壁24已经设置有端子引脚38。这些步骤牵涉到沿着基板23的周缘区域(或者在任何情况中,基板23的包围堆叠体88的区域)沉积胶(例如专门用于密封和保护电子部件的硅胶)的层91,以及将侧壁24(即,壳体的)安装在胶的层91上。同时,使端子引脚38与金属层48的被设置用于规定目的的区域(即配备有用于通过焊料焊接与端子引脚38连接的金属焊盘61的区域)接触地布置。
接下来(图12),倒入由侧壁24界定的空间的一部分的是封装硅凝胶52,其被设计成保护堆叠体88连同组成堆叠体88的元件免受任何机械、热或振动冲击以及免受有害的化学或大气制剂、污染、氧化和潮湿的伤害。封装硅凝胶52完全覆盖堆叠体88并且渗透到存在于包围裸片27、28的底部衬底26与顶部衬底29之间的间隙和空腔内。
接着,安装帽19,其典型地通过使端子引脚滑动到被设置用于该目的的通孔内而被固定并装配在壳体的外周界24上。
同样,接着执行耗散器31的安装,其包括形成热界面层56、分配典型地由聚合材料(其从热的角度是高度地传导的但从电的角度是较差地传导的)的化合物形成的导热油脂并接着通过将耗散器31经由热界面层56耦合至基板23的步骤。以本身已知的方式且图中未示出的,通过螺钉将耗散器31保持机械地耦合至基板23。由此获得了图2的功率模块20。
图3的功率模块60的制造通过遵照图4至图12的步骤来获得,只是图7的步骤同样地设想使用倒装芯片技术将进一步的中间衬底62耦合至底部衬底26、使用导电膏将进一步的裸片67、68耦合至中间衬底、用于使导电膏硬化的随后的烧结和使用倒装芯片技术将顶部衬底29耦合至中间衬底62。
图13示出根据本公开的进一步的实施例的功率模块100。
功率模块100包括图8中图示出的且如先前所描述的类型的堆叠体88。图2的功率模块20和图13的功率模块100共有的元件通过相同的附图标记指定出并且没有任何进一步的描述。
然而,根据图13的实施例,基板23不存在,形成封装体22的外部壳体的侧壁24和帽19也不存在。事实上,在该情况中,封装体101是通过使设置有被焊料焊接的端子引脚38的堆叠体88经受注塑成型步骤、用通过专用模具(典型地是环氧树脂、也称作环氧树脂注塑化合物-EMC的模具)获得的塑料壳体102完全地涂覆底部衬底26和顶部衬底29的横向部分而获得。顶部衬底29的和底部衬底26的表面29b和26b分别未由塑料壳体102覆盖并且通过相应的热界面层106和108被热耦合至相应的耗散器108和31。
端子引脚38未完全由塑料壳体102覆盖,并且从封装体101中伸出来,由此使得能够实现从外部的电访问。
为了使可能在注塑成型步骤期间未填充有树脂的可能的空隙的存在最小化,分配硅凝胶,其通过毛细作用填充在衬底26耦合至衬底29之后存在的所有间隙和可能的空隙。该步骤在两个衬底26和29的耦合之后且在注塑成型步骤之前使用分配技术(可能是真空辅助下的)进行。
图14示出根据本实用新型的进一步的实施例的功率模块110。功率模块110与图13的功率模块100类似;即,它具有由通过注塑成型获得的塑料壳体102形成的封装体;然而,在该情况中,功率模块110进一步包括在第一衬底26与顶部衬底29之间延伸的DBC类型的中间衬底62,如已经参照图3图示出且描述的并且在这里没有任何进一步描述。
先前所描述的功率模块20、60、100和110被设计成待安装在容纳对于功率模块20、60、100和110的控制所必要的电路的印刷电路板(PCB)上。然而,根据进一步的实施例,图13和图14的功率模块100和110的控制电路可以被至少部分地集成在它自己的封装体内。
图15通过示例的方式示出具有中间衬底62和以与参照中间衬底62已在先前所描述的类似的方式被布置在中间衬底62和顶部衬底29之间的进一步的中间衬底122的功率模块120。中间衬底122进一步在其顶表面122b上具有被设计成容纳进一步的第五裸片127和进一步的第六裸片128的凹部。如参照第一的第二裸片27和28所描述的,第五和第六裸片127、128通过包括电和热传导烧结膏材料(特别是包括银)的膏材料的耦合区域124被机械和热耦合至中间衬底122的表面122b。
具有有着以反并联配置连接的相应的二极管的三个IGBT的该类型的功率模块可以例如用作IPM(智能功率模块)。
顶部衬底29在中间衬底122之上延伸并且具有(如先前已经描述的)通过包括电和热传导材料(特别是包括银)的烧结膏的相应的耦合区域129被机械、热和电耦合至裸片127、128的导电端子的导电路径(未图示)。
顶部衬底29的顶表面29b容纳PCB115,其通过非导电环氧树脂胶的层116被机械耦合至顶表面29b。PCB115进而容纳驱动器件118,其被配置成驱动被集成在裸片27、67和127中的IGBT。驱动器件118通过接合导线130被可操作地连接至PCB115,并且通过接合导线132和穿过顶部衬底29与中间衬底62、122形成的相应的通孔(未图示)被可操作地连接至裸片27、67和127。
PCB115进一步可选地容纳温度传感器134和/或进一步的无源元件136(电阻器、电容器等等),其具有电容和RC滤波器的功能(以本身已知的方式并且未形成本实用新型的主题)。
此外,附加的温度传感器138可以被布置在容纳裸片27、28的凹部中、在容纳裸片67、68的凹部中和在容纳裸片127、128的凹部中。温度传感器138通过穿过顶部衬底29和中间衬底62、122形成的通孔(通过示例的方式用虚线表示出通孔123)并通过在PCB115与顶部衬底29的表面29b之间延伸的接合导线140被电连接至PCB115。
图15的功率模块120具有由通过注塑成型获得的塑料壳体142所形成的封装体,其在衬底26、62、122、29的旁边并且在衬底29的顶部延伸。结果,在该情况中仅存在有被热耦合至底部衬底26的耗散器31。
端子引脚139延伸穿过塑料壳体142并且与底部衬底26、中间衬底62、中间衬底122和顶部衬底29电接触(例如,通过焊料焊接)。
根据进一步的实施例(图16中图示出),功率模块150包括多个驱动器件152,各布置在底部衬底26、中间衬底62和中间衬底122的容纳集成了IGBT的相应裸片27、67、127的相应凹部中。各驱动器件152被配置成控制和驱动相应的IGBT器件。各驱动器件152通过一个或多个接合导线156和通过彼此绝缘的导电路径被电连接至相应的IGBT器件,导电路径是通过对相应的衬底26、62、122的金属层进行蚀刻直到到达下层绝缘层由此限定出适当的导电路径而在相应的衬底26、62、122的金属层中获得的。底部衬底26的、中间衬底62的和中间衬底122的各凹部可选地容纳有相应的温度传感器160。
根据图16的实施例,顶部衬底29的表面29b未容纳PCB115并因此如已经在图13中图示出并参照其描述的那样自由地被耦合至热耗散器108。
参照图15,可能需要注意的是,PCB115可以使用被认为最适当的技术被电耦合至顶部衬底29。可能的技术包括导线接合或焊料球接合。同样,驱动器件118和温度传感器134可以使用从导线接合或利用导电焊料膏(例如,烧结膏)的接合之间选取的最适当的技术被电耦合至PCB115。
同样,参照图16,驱动器件152可以使用从导线接合或焊料球接合之间选取的技术被电耦合至相应的衬底,而温度传感器160使用导电焊料膏(例如,烧结膏)被耦合至相应的衬底26、62、122。
上述描述中所呈现出的内容发现了例如在包括高侧IGBT和低侧IGBT的半桥功率模块的制造上的应用,各IGBT如先前所讨论的被反并联地连接至相应的二极管。IGBT器件无论低侧的还是高侧的都具有功率开关的功能,并且二极管是续流二极管(FWD)。
其他应用可能关于包括六个IGBT和FWD的六组类型的三相功率模块。
图17在俯视立体图中示出了呈现出被设计成各容纳集成了IGBT的相应裸片和集成了二极管的相应裸片的两个凹部200、202的DBC类型的衬底226。凹部是在衬底226的顶部金属层248中获得的。根据已经与DBC技术有关地所注意到的,金属层248在绝缘层246之上延伸。通过在在底部衬底的正上方延伸的DBC衬底(未图示)的金属层中形成导电路径而获得的适当的连接(根据已经讨论的堆叠体88的实施例),能够将IGBT和二极管连接到一起以提供图18的电配置(半桥配置)。如可以从图17注意到的,凹部200、202通过对金属层248进行蚀刻直到到达下层的绝缘层246而获得的沟槽206彼此电绝缘。
图19示出被容纳在凹部200中的两个裸片207和208,及被容纳在凹部202中的进一步的裸片217、218。裸片207和217各集成了IGBT,其中的每一个设置有集电极端子C、发射极端子E和栅极端子G。裸片208和218各集成了设置有相应的阴极端子K和相应的阳极端子A的二极管。所有端子可从顶部访问,使得它们可以通过烧结膏的层的介入由在衬底226之上延伸的衬底(未图示)的导电路径接触。
可利用本文中所公开的实用新型获得的优点从上述描述中清楚地显现出。
特别地,根据本公开的实用新型使得能够实现待获得的部件的高集成水平、高可靠性和高密度。
最后,很显然可以对本文中所描述和图示出的内容进行许多修改和变化,其所有均落入如所附权利要求中所限定的实用新型构思的范围内。
特别地,组成根据所图示出的实施例中的任何一个的堆叠体88的衬底的数量可以大于或小于所描述的和图中所图示出的;特别地,可以根据具体应用的和必要数量的裸片(电子部件)而根据需要选取。
此外,IGBT和二极管可以并联连接到一起,而不是如先前所描述的反并联。

Claims (14)

1.一种电子功率模块(20;100),包括容纳堆叠体(88)的壳体(22;102),所述电子功率模块包括:
第一衬底(26;62),包括顶部金属区域、底部金属区域和被布置在所述顶部金属区域与所述底部金属区域之间的绝缘区域;
第一裸片(27;67),集成了具有一个或多个电传导端子的第一电子部件,所述第一裸片被机械和热耦合至所述第一衬底(26;62)的第一表面(26a);以及
第二衬底(29),包括顶部金属区域、底部金属区域和被布置在所述顶部金属区域与所述底部金属区域之间的绝缘区域,所述第二衬底在所述第一衬底(26;62)之上和所述第一裸片(27;67)之上延伸并且在所述第二衬底(29)的底部金属区域中具有第一导电路径(32),
其特征在于,所述第一裸片(27;67)通过烧结的热传导膏的第一耦合区域(30;72)被机械和热耦合至所述第一衬底(26;62);并且
所述第一电子部件的所述一个或多个传导端子通过烧结的热传导膏的第二耦合区域(34;74)被机械、电和热耦合至所述第二衬底(29)的所述第一导电路径(32)。
2.根据权利要求1所述的电子功率模块,其特征在于,所述第一耦合区域(30;72)和所述第二耦合区域(34;74)是银的烧结层。
3.根据权利要求1或2所述的电子功率模块,其特征在于,所述第一衬底(26;62)通过烧结的热传导膏的第三耦合区域(36)从机械、电和热的角度被直接耦合至所述第二衬底(29)。
4.根据权利要求3所述的电子功率模块,其特征在于,所述第一衬底(26;62)具有被焊料焊接至所述壳体(22;102)的端子引脚(38)的至少一个导电焊盘(61;63),所述端子引脚(38)在所述壳体内的区域与所述壳体外的区域之间形成电连接,
并且其中所述第二衬底(29)的所述第一导电路径通过烧结的热传导膏的所述第三耦合区域(36)被进一步电耦合至所述第一衬底(26;62)的所述导电焊盘(61;63)。
5.根据权利要求1或2所述的电子功率模块,其特征在于,所述第一衬底(26;62)的所述顶部金属区域具有第一凹部(79),所述第一裸片(27;67)被容纳在所述凹部(79)中。
6.根据权利要求5所述的电子功率模块,其特征在于,所述堆叠体(88)进一步包括第二裸片(28),所述第二裸片(28)被容纳在所述凹部(79)中并且集成了具有一个或多个传导端子的第二电子部件,所述第二裸片(28)通过烧结的热传导膏的第四耦合区域(30;72)被机械和热耦合至所述第一衬底(26;62)的所述顶部金属区域,并且其中被集成在所述第二裸片(28)中的所述第二电子部件的所述传导端子中的一个被机械、电和热耦合至所述第二衬底(29)的所述第一导电路径(32)。
7.根据权利要求6所述的电子功率模块,其特征在于,所述第一裸片(27;67)的所述第一电子部件是具有集电极端子和发射极端子的IGBT,并且所述第二裸片(28)的所述第二电子器件是具有阴极端子和阳极端子的二极管,
所述第二衬底(29)进一步具有与所述第一导电路径(32)电绝缘的第二导电路径(37),所述第二导电路径(37)将所述发射极端子电连接至所述阳极端子,并且其中所述第一导电路径(32)将所述集电极端子电连接至所述阴极端子,由此形成了所述二极管和所述IGBT的反并联连接。
8.根据权利要求1或2所述的电子功率模块,其特征在于,进一步包括:电和热传导材料的基板(23),被热耦合至所述第一衬底(26;62);和被热耦合至所述基板(23)的热耗散器(31)。
9.根据权利要求1或2所述的电子功率模块,其特征在于,所述壳体(22;102)包括:
环氧树脂的塑料壳体(102),其在横向上包围所述堆叠体(88),使所述堆叠体(88)的顶表面(29b)和所述堆叠体(88)的底表面露出,其中所述堆叠体的所述顶表面和所述底表面被配置成被热耦合至相应的热耗散器(31,108)。
10.根据权利要求1或2所述的电子功率模块,其特征在于,进一步包括:
至少一个第三衬底(26),包括顶部金属区域、底部金属区域和被布置在所述顶部金属区域与所述底部金属区域之间的绝缘区域,所述第三衬底在所述第一衬底(62)的下面延伸并且在所述第三衬底的顶部金属区域中呈现出凹部(79);和
第三裸片(27)和第四裸片(28),其被容纳在所述第三衬底的所述凹部中并且集成了具有相应的传导端子的相应的电子部件,
其中所述第三裸片(27)通过烧结的热传导膏的第五耦合区域(30)被机械和热耦合至所述第三衬底(26),
并且其中被集成在所述第三裸片和所述第四裸片中的所述电子部件的所述传导端子通过烧结的热传导膏的第五耦合区域(70)被机械、电和热耦合至在所述第一衬底(62)的所述底部金属区域中延伸的导电路径。
11.根据权利要求1或2所述的电子功率模块,其特征在于,所述堆叠体(88)进一步包括具有用于驱动所述第一电子部件的器件的印刷电路板(115),所述印刷电路板(115)被机械耦合至所述第二衬底(29)的所述顶部金属区域并且通过穿过所述第二衬底(29)形成的通孔(123)被可操作地耦合至所述第一电子部件。
12.根据权利要求11所述的电子功率模块,其特征在于,进一步包括被机械耦合在所述第一衬底(26)和所述第二衬底(29)之间的至少一个温度传感器(138)。
13.根据权利要求1或2所述的电子功率模块,其特征在于,进一步包括被布置在所述第一衬底(26)和所述第二衬底(29)之间的用于驱动所述第一电子部件的至少一个器件(152)。
14.根据权利要求1或2所述的电子功率模块,其特征在于,所述第一衬底(26)的所述顶部金属区域、所述底部金属区域和被布置在其间的所述绝缘区域的相应的面积大于所述第二衬底(29)的所述顶部金属区域、所述底部金属区域和被布置在其间的所述绝缘区域的相应的面积。
CN201620153579.XU 2015-09-02 2016-02-29 电子功率模块 Withdrawn - After Issue CN205452265U (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
ITUB2015A003344A ITUB20153344A1 (it) 2015-09-02 2015-09-02 Modulo di potenza elettronico con migliorata dissipazione termica e relativo metodo di fabbricazione
IT102015000048069 2015-09-02

Publications (1)

Publication Number Publication Date
CN205452265U true CN205452265U (zh) 2016-08-10

Family

ID=54705743

Family Applications (3)

Application Number Title Priority Date Filing Date
CN201610113344.2A Active CN106486431B (zh) 2015-09-02 2016-02-29 具有增强的热耗散的电子功率模块及其制造方法
CN201910370869.8A Active CN110246807B (zh) 2015-09-02 2016-02-29 电子功率模块
CN201620153579.XU Withdrawn - After Issue CN205452265U (zh) 2015-09-02 2016-02-29 电子功率模块

Family Applications Before (2)

Application Number Title Priority Date Filing Date
CN201610113344.2A Active CN106486431B (zh) 2015-09-02 2016-02-29 具有增强的热耗散的电子功率模块及其制造方法
CN201910370869.8A Active CN110246807B (zh) 2015-09-02 2016-02-29 电子功率模块

Country Status (4)

Country Link
US (1) US9986631B2 (zh)
EP (1) EP3139407A1 (zh)
CN (3) CN106486431B (zh)
IT (1) ITUB20153344A1 (zh)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106486431A (zh) * 2015-09-02 2017-03-08 意法半导体股份有限公司 具有增强的热耗散的电子功率模块及其制造方法
CN107768340A (zh) * 2017-09-14 2018-03-06 株洲中车时代电气股份有限公司 一种功率模块陶瓷衬板
EP3340291A1 (en) * 2016-12-23 2018-06-27 Infineon Technologies AG Method for procuding an electronic module assembly and electronic module assembly
CN110416200A (zh) * 2019-07-02 2019-11-05 珠海格力电器股份有限公司 一种功率模块封装结构及制作方法
CN110473862A (zh) * 2018-05-11 2019-11-19 半导体元件工业有限责任公司 具有多个衬底的封装结构
CN110676232A (zh) * 2019-08-30 2020-01-10 华为技术有限公司 一种半导体器件封装结构及其制作方法、一种电子设备
US20230215775A1 (en) * 2022-01-05 2023-07-06 Advanced Semiconductor Engineering, Inc. Electronic package and method of forming the same

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102015216047A1 (de) * 2015-08-21 2017-02-23 Continental Automotive Gmbh Schaltungsträger, Leistungselektronikanordnung mit einem Schaltungsträger
KR101956983B1 (ko) * 2016-09-20 2019-03-11 현대자동차일본기술연구소 파워 모듈 및 그 제조 방법
JP6470328B2 (ja) * 2017-02-09 2019-02-13 株式会社東芝 半導体モジュール
JP6809294B2 (ja) * 2017-03-02 2021-01-06 三菱電機株式会社 パワーモジュール
US10405417B2 (en) * 2017-05-01 2019-09-03 Nxp Usa, Inc. Packaged microelectronic component mounting using sinter attachment
EP3410481A1 (en) * 2017-06-01 2018-12-05 HS Elektronik Systeme GmbH Power semiconductor chip module
CN107170714B (zh) * 2017-06-14 2020-01-14 扬州国扬电子有限公司 一种低寄生电感功率模块及双面散热低寄生电感功率模块
CN107393882B (zh) * 2017-06-22 2019-06-25 中国工程物理研究院电子工程研究所 基于三层dbc基板的碳化硅器件封装结构及制造方法
KR102391008B1 (ko) * 2017-08-08 2022-04-26 현대자동차주식회사 파워 모듈 및 그 파워 모듈을 포함하는 전력 변환 시스템
CN108133915B (zh) * 2017-12-21 2020-04-03 乐健科技(珠海)有限公司 功率器件内置且双面散热的功率模组及其制备方法
CN108598042A (zh) * 2018-01-24 2018-09-28 韩德军 一种电力转换装置
CN108231604A (zh) * 2018-01-24 2018-06-29 韩德军 一种电力用半导体装置的制造方法
US10453777B2 (en) * 2018-01-30 2019-10-22 Toyota Motor Engineering & Manufacturing North America, Inc. Power electronics assemblies with cio bonding layers and double sided cooling, and vehicles incorporating the same
EP3770960A4 (en) 2018-03-23 2022-10-19 Mitsubishi Materials Corporation MODULE MOUNTED ON AN ELECTRONIC COMPONENT
TWI745572B (zh) * 2018-03-28 2021-11-11 日商三菱綜合材料股份有限公司 電子零件安裝模組
IT201800004209A1 (it) * 2018-04-05 2019-10-05 Dispositivo semiconduttore di potenza con relativo incapsulamento e corrispondente procedimento di fabbricazione
US10141254B1 (en) * 2018-05-14 2018-11-27 Ford Global Technologies, Llc Direct bonded copper power module with elevated common source inductance
DE102018214059A1 (de) 2018-08-21 2020-02-27 Robert Bosch Gmbh Gehäuserahmen für ein Steuergerät, welcher zur elektrischen Außenkontaktierung eines Schaltungsträgers des Steuergeräts geeignet ist
EP3627978A1 (en) * 2018-09-19 2020-03-25 Infineon Technologies AG Power semiconductor module arrangement and housing for a power semiconductor arrangement
CN111415908B (zh) 2019-01-07 2022-02-22 台达电子企业管理(上海)有限公司 电源模块、芯片嵌入式封装模块及制备方法
US11316438B2 (en) 2019-01-07 2022-04-26 Delta Eletronics (Shanghai) Co., Ltd. Power supply module and manufacture method for same
CN111415909B (zh) 2019-01-07 2022-08-05 台达电子企业管理(上海)有限公司 多芯片封装功率模块
US11676756B2 (en) 2019-01-07 2023-06-13 Delta Electronics (Shanghai) Co., Ltd. Coupled inductor and power supply module
WO2020178121A1 (en) * 2019-03-07 2020-09-10 Lumileds Holding B.V. Lighting device with high flexibility in connecting electrical components
CN110071079A (zh) * 2019-04-24 2019-07-30 深圳第三代半导体研究院 一种功率器件封装结构及其方法
EP3751605A1 (de) * 2019-06-11 2020-12-16 Siemens Aktiengesellschaft Elektronischer schaltkreis und verfahren zur herstellung eines elektronischen schaltkreises
IT201900013743A1 (it) * 2019-08-01 2021-02-01 St Microelectronics Srl Dispositivo elettronico di potenza incapsulato, in particolare circuito a ponte comprendente transistori di potenza, e relativo procedimento di assemblaggio
EP3799546A1 (de) * 2019-09-25 2021-03-31 Siemens Aktiengesellschaft Träger für elektrische bauelemente
US11264311B2 (en) * 2019-10-11 2022-03-01 Semiconductor Components Industries, Llc Clips for semiconductor package and related methods
USD942403S1 (en) * 2019-10-24 2022-02-01 Wolfspeed, Inc. Power module having pin fins
CN111106104A (zh) * 2019-12-10 2020-05-05 安徽华东光电技术研究所有限公司 18-28ghz的t组件制作工艺
US11037917B1 (en) 2019-12-11 2021-06-15 Littelfuse, Inc. Semiconductor device module and method of assembly
CN111146164B (zh) * 2019-12-25 2022-02-22 西安交通大学 一种适用于恶劣环境的宽禁带功率模块的封装结构
DE102020112276A1 (de) * 2020-05-06 2021-11-11 Danfoss Silicon Power Gmbh Leistungsmodul
WO2022010174A1 (ko) * 2020-07-06 2022-01-13 주식회사 아모센스 파워모듈
IT202000016840A1 (it) 2020-07-10 2022-01-10 St Microelectronics Srl Dispositivo mosfet incapsulato ad alta tensione e dotato di clip di connessione e relativo procedimento di fabbricazione
CN111933594A (zh) * 2020-07-16 2020-11-13 杰群电子科技(东莞)有限公司 一种功率半导体结构及功率半导体结构的封装方法
JP7548743B2 (ja) 2020-07-21 2024-09-10 新光電気工業株式会社 半導体装置
JP7528634B2 (ja) * 2020-08-25 2024-08-06 富士電機株式会社 半導体装置及び半導体装置の製造方法
TWI755087B (zh) * 2020-10-07 2022-02-11 艾姆勒車電股份有限公司 Igbt模組封裝結構
US11929297B2 (en) * 2020-11-09 2024-03-12 Hamilton Sundstrand Corporation Conductive thermal management architecture for electronic devices
US11508642B2 (en) 2020-12-30 2022-11-22 Amulaire Thermal Technology, Inc. Power module package structure
CN115226299A (zh) 2021-04-20 2022-10-21 台达电子企业管理(上海)有限公司 载板及其适用的功率模块
WO2022270960A1 (ko) * 2021-06-25 2022-12-29 주식회사 아모센스 파워모듈
US20230170791A1 (en) * 2021-11-30 2023-06-01 Infineon Technologies Ag Power module with integrated gate driver and functional components within a single power module housing
DE102022202252B3 (de) 2022-03-04 2023-03-23 Zf Friedrichshafen Ag Leistungshalbleitermodul mit zwei gegenüberliegenden Halbbrücken
KR102603439B1 (ko) * 2022-03-07 2023-11-20 제엠제코(주) 음각기판을 구비한 반도체 패키지 및 이의 제조방법
DE102022202898B4 (de) 2022-03-24 2024-09-12 Zf Friedrichshafen Ag Leistungshalbleitermodul mit zwei gegenüberliegenden halb-brücken
IT202200006563A1 (it) * 2022-04-01 2023-10-01 St Microelectronics Srl Dispositivo elettronico incapsulato comprendente una pluralita' di transistori di potenza
US20230326876A1 (en) * 2022-04-06 2023-10-12 Semiconductor Components Industries, Llc Thermal performance improvement and stress reduction in semiconductor device modules
US20240010209A1 (en) * 2022-07-06 2024-01-11 Gm Cruise Holdings Llc Environmental and electromagnetic seal for autonomous vehicle control systems
CN115020359A (zh) * 2022-08-09 2022-09-06 成都复锦功率半导体技术发展有限公司 一种半导体芯片封装结构及其制备方法
EP4340014A1 (de) * 2022-09-15 2024-03-20 Siemens Aktiengesellschaft Anordnung mit mindestens einem passiven bauelement
CN117440601B (zh) * 2023-10-23 2024-08-02 无锡芯动半导体科技有限公司 一种功率模块

Family Cites Families (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0548000A (ja) * 1991-08-13 1993-02-26 Fujitsu Ltd 半導体装置
FR2786657B1 (fr) * 1998-11-27 2001-06-01 Alstom Technology Composant electronique de puissance comportant des moyens de refroidissement et procede de fabrication d'un tel composant
DE10062108B4 (de) 2000-12-13 2010-04-15 Infineon Technologies Ag Leistungsmodul mit verbessertem transienten Wärmewiderstand
US7999369B2 (en) * 2006-08-29 2011-08-16 Denso Corporation Power electronic package having two substrates with multiple semiconductor chips and electronic components
GB2485087B (en) * 2006-08-30 2012-06-13 Denso Corp Power electronic package having two substrates with multiple semiconductor chips and electronic components
JP4385058B2 (ja) * 2007-05-07 2009-12-16 三菱電機株式会社 電子制御装置
JP2011517850A (ja) * 2008-03-21 2011-06-16 ライズ・テクノロジー・エッセ・アール・エル 多孔質シリコンを多孔質金属またはセラミックスに変換することによってマイクロ構造を作製するための方法
US8288792B2 (en) * 2008-03-25 2012-10-16 Bridge Semiconductor Corporation Semiconductor chip assembly with post/base/post heat spreader
DE112009005537B3 (de) * 2008-04-09 2022-05-12 Fuji Electric Co., Ltd. Verfahren zum Herstellen einer Halbleitervorrichtung
US7952204B2 (en) * 2008-04-14 2011-05-31 Fairchild Semiconductor Corporation Semiconductor die packages with multiple integrated substrates, systems using the same, and methods using the same
JP4607995B2 (ja) * 2008-11-28 2011-01-05 三菱電機株式会社 電力用半導体装置
US7816784B2 (en) * 2008-12-17 2010-10-19 Fairchild Semiconductor Corporation Power quad flat no-lead semiconductor die packages with isolated heat sink for high-voltage, high-power applications, systems using the same, and methods of making the same
WO2011014409A1 (en) * 2009-07-30 2011-02-03 Megica Corporation System-in packages
US8411444B2 (en) * 2010-09-15 2013-04-02 International Business Machines Corporation Thermal interface material application for integrated circuit cooling
US8927339B2 (en) * 2010-11-22 2015-01-06 Bridge Semiconductor Corporation Method of making thermally enhanced semiconductor assembly with bump/base/flange heat spreader and build-up circuitry
WO2012141339A1 (ja) * 2011-04-13 2012-10-18 日本電気株式会社 電子機器
WO2013005474A1 (ja) * 2011-07-04 2013-01-10 本田技研工業株式会社 半導体装置
JP2014199829A (ja) * 2011-07-29 2014-10-23 三洋電機株式会社 半導体モジュール及びそれを搭載したインバータ
US20130044431A1 (en) * 2011-08-18 2013-02-21 Harris Corporation Liquid cooling of stacked die through substrate lamination
US8963321B2 (en) * 2011-09-12 2015-02-24 Infineon Technologies Ag Semiconductor device including cladded base plate
US8519532B2 (en) * 2011-09-12 2013-08-27 Infineon Technologies Ag Semiconductor device including cladded base plate
JP5935809B2 (ja) * 2011-10-07 2016-06-15 富士電機株式会社 プリント基板の取り付け構造およびその構造を用いた半導体装置
JP5887901B2 (ja) * 2011-12-14 2016-03-16 富士電機株式会社 半導体装置及び半導体装置の製造方法
US9147637B2 (en) * 2011-12-23 2015-09-29 Infineon Technologies Ag Module including a discrete device mounted on a DCB substrate
US8780559B2 (en) * 2011-12-29 2014-07-15 General Electric Company Heat exchange assembly for use with electrical devices and methods of assembling an electrical device
US8884343B2 (en) * 2012-02-24 2014-11-11 Texas Instruments Incorporated System in package and method for manufacturing the same
US8749043B2 (en) * 2012-03-01 2014-06-10 Taiwan Semiconductor Manufacturing Company, Ltd. Package on package structure
JP5885690B2 (ja) * 2012-04-27 2016-03-15 キヤノン株式会社 電子部品および電子機器
JP5948668B2 (ja) * 2012-05-22 2016-07-06 パナソニックIpマネジメント株式会社 半導体装置及びその製造方法
KR20130139011A (ko) * 2012-06-12 2013-12-20 한국전자통신연구원 Dbc 기판 및 전력 반도체 모듈
JP5752741B2 (ja) * 2012-09-26 2015-07-22 富士フイルム株式会社 多層基板および半導体パッケージ
US8847384B2 (en) * 2012-10-15 2014-09-30 Toyota Motor Engineering & Manufacturing North America, Inc. Power modules and power module arrays having a modular design
JP5726215B2 (ja) * 2013-01-11 2015-05-27 株式会社豊田中央研究所 冷却型スイッチング素子モジュール
TWI478479B (zh) * 2013-01-17 2015-03-21 Delta Electronics Inc 整合功率模組封裝結構
JP6423369B2 (ja) * 2013-02-15 2018-11-14 オーメット サーキッツ インク 多層電子基体z軸内部接続構造物
JP2014175454A (ja) * 2013-03-08 2014-09-22 Mitsubishi Electric Corp 電力用半導体装置および電力用半導体装置の製造方法
US9215833B2 (en) * 2013-03-15 2015-12-15 Apple Inc. Electronic device with heat dissipating electromagnetic interference shielding structures
AT514085B1 (de) * 2013-06-11 2014-10-15 Austria Tech & System Tech Leistungsmodul
TWI516028B (zh) * 2013-06-20 2016-01-01 財團法人工業技術研究院 高低壓隔離內埋功率模組
JP6139330B2 (ja) * 2013-08-23 2017-05-31 三菱電機株式会社 電力用半導体装置
US9332674B2 (en) * 2013-10-21 2016-05-03 International Business Machines Corporation Field-replaceable bank of immersion-cooled electronic components
US9837380B2 (en) * 2014-01-28 2017-12-05 Infineon Technologies Austria Ag Semiconductor device having multiple contact clips
US9437523B2 (en) * 2014-05-30 2016-09-06 Toyota Motor Engineering & Manufacturing North America, Inc. Two-sided jet impingement assemblies and power electronics modules comprising the same
US9673096B2 (en) * 2014-11-14 2017-06-06 Infineon Technologies Ag Method for processing a semiconductor substrate and a method for processing a semiconductor wafer
KR20160093248A (ko) * 2015-01-29 2016-08-08 에스케이하이닉스 주식회사 반도체 패키지 및 제조 방법
ITUB20153344A1 (it) * 2015-09-02 2017-03-02 St Microelectronics Srl Modulo di potenza elettronico con migliorata dissipazione termica e relativo metodo di fabbricazione

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106486431A (zh) * 2015-09-02 2017-03-08 意法半导体股份有限公司 具有增强的热耗散的电子功率模块及其制造方法
CN106486431B (zh) * 2015-09-02 2019-05-21 意法半导体股份有限公司 具有增强的热耗散的电子功率模块及其制造方法
EP3340291A1 (en) * 2016-12-23 2018-06-27 Infineon Technologies AG Method for procuding an electronic module assembly and electronic module assembly
US10462921B2 (en) 2016-12-23 2019-10-29 Infineon Technologies Ag Method for producing an electronic module assembly and electronic module assembly
CN107768340A (zh) * 2017-09-14 2018-03-06 株洲中车时代电气股份有限公司 一种功率模块陶瓷衬板
CN107768340B (zh) * 2017-09-14 2019-12-06 株洲中车时代电气股份有限公司 一种功率模块陶瓷衬板
CN110473862A (zh) * 2018-05-11 2019-11-19 半导体元件工业有限责任公司 具有多个衬底的封装结构
CN110416200A (zh) * 2019-07-02 2019-11-05 珠海格力电器股份有限公司 一种功率模块封装结构及制作方法
CN110416200B (zh) * 2019-07-02 2020-11-20 珠海格力电器股份有限公司 一种功率模块封装结构及制作方法
CN110676232A (zh) * 2019-08-30 2020-01-10 华为技术有限公司 一种半导体器件封装结构及其制作方法、一种电子设备
US20230215775A1 (en) * 2022-01-05 2023-07-06 Advanced Semiconductor Engineering, Inc. Electronic package and method of forming the same

Also Published As

Publication number Publication date
EP3139407A1 (en) 2017-03-08
CN106486431A (zh) 2017-03-08
CN106486431B (zh) 2019-05-21
US20170064808A1 (en) 2017-03-02
US9986631B2 (en) 2018-05-29
ITUB20153344A1 (it) 2017-03-02
CN110246807B (zh) 2023-11-10
CN110246807A (zh) 2019-09-17

Similar Documents

Publication Publication Date Title
CN205452265U (zh) 电子功率模块
CN109935574B (zh) 半导体模块和用于生产半导体模块的方法
JP6875422B2 (ja) モールド経由の冷却チャネルを有する半導体デバイスアセンブリ
US20140029201A1 (en) Power package module and manufacturing method thereof
JP5788585B2 (ja) 電子モジュールおよびその製造方法
CN105765716B (zh) 功率半导体模块和复合模块
US10818574B2 (en) Plug-in type power module and subsystem thereof
CN205428897U (zh) 电子装置
US9795053B2 (en) Electronic device and method for manufacturing the electronic device
CN104659012A (zh) 具有在再分配结构和装配结构之间的电子芯片的电子部件
JP6149932B2 (ja) 半導体装置
CN104979297B (zh) 用于电子模块的基板以及制造用于电子模块的基板的方法
US8174097B2 (en) Electric sub-assembly
CN106298700A (zh) 半导体装置
CN110391205A (zh) 堆叠型功率模块及其制造方法
EP2804209A1 (en) Moulded electronics module
CN212342611U (zh) 塑封功率模块及塑封模具
US10251256B2 (en) Heat dissipating structure
JP2012238737A (ja) 半導体モジュール及びその製造方法
CN111769090A (zh) 塑封功率模块、塑封模具及塑封方法
KR102304909B1 (ko) 전력 모듈 및 그 제조 방법
CN212570975U (zh) 塑封功率模块
JP2015012161A (ja) 電子装置
KR101983164B1 (ko) 전력 반도체 패키지 및 그 제조 방법
JP2015012158A (ja) 電子装置およびその電子装置の製造方法

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
AV01 Patent right actively abandoned
AV01 Patent right actively abandoned
AV01 Patent right actively abandoned

Granted publication date: 20160810

Effective date of abandoning: 20190521

AV01 Patent right actively abandoned

Granted publication date: 20160810

Effective date of abandoning: 20190521