CN109273430B - 半导体装置及其制造方法 - Google Patents

半导体装置及其制造方法 Download PDF

Info

Publication number
CN109273430B
CN109273430B CN201810824927.5A CN201810824927A CN109273430B CN 109273430 B CN109273430 B CN 109273430B CN 201810824927 A CN201810824927 A CN 201810824927A CN 109273430 B CN109273430 B CN 109273430B
Authority
CN
China
Prior art keywords
conductive layer
diameter
small
resist pattern
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810824927.5A
Other languages
English (en)
Chinese (zh)
Other versions
CN109273430A (zh
Inventor
深沢正永
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of CN109273430A publication Critical patent/CN109273430A/zh
Application granted granted Critical
Publication of CN109273430B publication Critical patent/CN109273430B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/43—Layouts of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00—Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/80—Constructional details of image sensors
    • H10F39/811—Interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H10W20/0234—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias comprising etching via holes that stop on pads or on electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H10W20/0242—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias comprising etching via holes from the back sides of the chips, wafers or substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H10W20/0257—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias comprising using a sacrificial placeholder, e.g. using a sacrificial plug
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
    • H10W20/211—Through-semiconductor vias, e.g. TSVs
    • H10W20/212—Top-view shapes or dispositions, e.g. top-view layouts of the vias
    • H10W20/2125—Top-view shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
    • H10W20/211—Through-semiconductor vias, e.g. TSVs
    • H10W20/213—Cross-sectional shapes or dispositions
    • H10W20/2134—TSVs extending from the semiconductor wafer into back-end-of-line layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/42—Vias, e.g. via plugs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/20—Configurations of stacked chips
    • H10W90/297—Configurations of stacked chips characterised by the through-semiconductor vias [TSVs] in the stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/732—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between stacked chips

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
CN201810824927.5A 2011-10-04 2012-09-27 半导体装置及其制造方法 Active CN109273430B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2011-219843 2011-10-04
JP2011219843A JP5957840B2 (ja) 2011-10-04 2011-10-04 半導体装置の製造方法
CN201210375078.2A CN103035615B (zh) 2011-10-04 2012-09-27 半导体装置及其制造方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201210375078.2A Division CN103035615B (zh) 2011-10-04 2012-09-27 半导体装置及其制造方法

Publications (2)

Publication Number Publication Date
CN109273430A CN109273430A (zh) 2019-01-25
CN109273430B true CN109273430B (zh) 2023-01-17

Family

ID=47991806

Family Applications (3)

Application Number Title Priority Date Filing Date
CN201810824927.5A Active CN109273430B (zh) 2011-10-04 2012-09-27 半导体装置及其制造方法
CN201910146438.3A Active CN110060956B (zh) 2011-10-04 2012-09-27 半导体装置的制造方法
CN201210375078.2A Active CN103035615B (zh) 2011-10-04 2012-09-27 半导体装置及其制造方法

Family Applications After (2)

Application Number Title Priority Date Filing Date
CN201910146438.3A Active CN110060956B (zh) 2011-10-04 2012-09-27 半导体装置的制造方法
CN201210375078.2A Active CN103035615B (zh) 2011-10-04 2012-09-27 半导体装置及其制造方法

Country Status (3)

Country Link
US (7) US8871633B2 (https=)
JP (1) JP5957840B2 (https=)
CN (3) CN109273430B (https=)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5957840B2 (ja) * 2011-10-04 2016-07-27 ソニー株式会社 半導体装置の製造方法
CN103915462B (zh) * 2014-04-04 2016-11-23 豪威科技(上海)有限公司 半导体器件制备方法以及堆栈式芯片的制备方法
CN104979329B (zh) * 2014-04-10 2018-08-10 中芯国际集成电路制造(上海)有限公司 一种半导体器件及其制造方法和电子装置
KR102387948B1 (ko) 2015-08-06 2022-04-18 삼성전자주식회사 Tsv 구조물을 구비한 집적회로 소자
CN108598097A (zh) * 2018-01-09 2018-09-28 德淮半导体有限公司 形成穿通硅通孔结构的方法及形成图像传感器的方法
US11069526B2 (en) * 2018-06-27 2021-07-20 Taiwan Semiconductor Manufacturing Co., Ltd. Using a self-assembly layer to facilitate selective formation of an etching stop layer
CN110858597B (zh) * 2018-08-22 2022-03-11 中芯国际集成电路制造（天津）有限公司 硅通孔结构的形成方法、cis晶圆的形成方法及cis晶圆
CN109148361B (zh) 2018-08-28 2019-08-23 武汉新芯集成电路制造有限公司 半导体器件及其制作方法
CN109449091B (zh) * 2018-11-05 2020-04-10 武汉新芯集成电路制造有限公司 半导体器件的制作方法
CN111261603B (zh) * 2018-11-30 2025-04-25 长鑫存储技术有限公司 用于半导体结构的互连方法与半导体结构
KR102646012B1 (ko) * 2019-02-18 2024-03-13 삼성전자주식회사 반도체 소자 및 이의 제조 방법
US11600519B2 (en) * 2019-09-16 2023-03-07 International Business Machines Corporation Skip-via proximity interconnect
KR20230002752A (ko) * 2020-04-17 2023-01-05 후아웨이 테크놀러지 컴퍼니 리미티드 반도체 구조물 및 그 제조 방법
EP4002437B1 (en) 2020-09-22 2023-08-02 Changxin Memory Technologies, Inc. Method of forming a contact window structure
CN114256135A (zh) 2020-09-22 2022-03-29 长鑫存储技术有限公司 开口结构及其形成方法、接触插塞及其形成方法
CN114256134A (zh) * 2020-09-22 2022-03-29 长鑫存储技术有限公司 接触窗结构及其形成方法
CN114256417A (zh) 2020-09-22 2022-03-29 长鑫存储技术有限公司 电容结构及其形成方法
US11929280B2 (en) 2020-09-22 2024-03-12 Changxin Memory Technologies, Inc. Contact window structure and method for forming contact window structure
CN114171394B (zh) * 2021-06-18 2025-04-11 李勇 半导体装置的制备方法和半导体装置
CN113764337B (zh) * 2021-11-09 2022-02-22 绍兴中芯集成电路制造股份有限公司 导电插塞的制造方法及半导体结构

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19516487C1 (de) * 1995-05-05 1996-07-25 Fraunhofer Ges Forschung Verfahren zur vertikalen Integration mikroelektronischer Systeme
JPH09199586A (ja) 1996-01-12 1997-07-31 Sony Corp 半導体装置の製造方法
US5824579A (en) * 1996-04-15 1998-10-20 Motorola, Inc. Method of forming shared contact structure
JPH11340322A (ja) * 1998-05-21 1999-12-10 Sony Corp 半導体装置およびその製造方法
JP2001135724A (ja) * 1999-11-10 2001-05-18 Mitsubishi Electric Corp 半導体装置の製造方法
JP3400770B2 (ja) * 1999-11-16 2003-04-28 松下電器産業株式会社 エッチング方法、半導体装置及びその製造方法
JP2001319928A (ja) * 2000-05-08 2001-11-16 Hitachi Ltd 半導体集積回路装置およびその製造方法
JP2001345305A (ja) * 2000-06-01 2001-12-14 Murata Mfg Co Ltd 半導体基板のエッチング方法
JP4778660B2 (ja) * 2001-11-27 2011-09-21 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP2003179132A (ja) * 2001-12-10 2003-06-27 Mitsubishi Electric Corp 半導体装置およびその製造方法
JP3944838B2 (ja) * 2002-05-08 2007-07-18 富士通株式会社 半導体装置及びその製造方法
JP2003332420A (ja) * 2002-05-10 2003-11-21 Sony Corp 半導体装置の製造方法
JP4193438B2 (ja) * 2002-07-30 2008-12-10 ソニー株式会社 半導体装置の製造方法
JP2004079901A (ja) * 2002-08-21 2004-03-11 Nec Electronics Corp 半導体装置及びその製造方法
US20040099961A1 (en) * 2002-11-25 2004-05-27 Chih-Liang Chu Semiconductor package substrate having bonding pads with plated layer thereon and process of manufacturing the same
US7453150B1 (en) * 2004-04-01 2008-11-18 Rensselaer Polytechnic Institute Three-dimensional face-to-face integration assembly
JP4376715B2 (ja) * 2004-07-16 2009-12-02 三洋電機株式会社 半導体装置の製造方法
US20070105362A1 (en) * 2005-11-09 2007-05-10 Kim Jae H Methods of forming contact structures in low-k materials using dual damascene processes
JP4918778B2 (ja) * 2005-11-16 2012-04-18 株式会社日立製作所 半導体集積回路装置の製造方法
JP2007214538A (ja) * 2006-01-11 2007-08-23 Renesas Technology Corp 半導体装置およびその製造方法
JP2007305960A (ja) * 2006-04-14 2007-11-22 Sharp Corp 半導体装置およびその製造方法
JP2008130615A (ja) * 2006-11-16 2008-06-05 Toshiba Corp 半導体記憶装置及びその製造方法
US7994639B2 (en) * 2007-07-31 2011-08-09 International Business Machines Corporation Microelectronic structure including dual damascene structure and high contrast alignment mark
US7704869B2 (en) * 2007-09-11 2010-04-27 International Business Machines Corporation Method of fabricating ultra-deep vias and three-dimensional integrated circuits using ultra-deep vias
US7897502B2 (en) * 2008-09-10 2011-03-01 Stats Chippac, Ltd. Method of forming vertically offset bond on trace interconnects on recessed and raised bond fingers
JP2010080897A (ja) * 2008-09-29 2010-04-08 Panasonic Corp 半導体装置及びその製造方法
JP5985136B2 (ja) * 2009-03-19 2016-09-06 ソニー株式会社 半導体装置とその製造方法、及び電子機器
JP2010263130A (ja) * 2009-05-08 2010-11-18 Olympus Corp 半導体装置および半導体装置の製造方法
TWI402941B (zh) * 2009-12-03 2013-07-21 日月光半導體製造股份有限公司 半導體結構及其製造方法
US8415238B2 (en) * 2010-01-14 2013-04-09 International Business Machines Corporation Three dimensional integration and methods of through silicon via creation
US8399180B2 (en) * 2010-01-14 2013-03-19 International Business Machines Corporation Three dimensional integration with through silicon vias having multiple diameters
JP5440221B2 (ja) * 2010-02-02 2014-03-12 日本電気株式会社 半導体装置の積層構造体の製造方法
JP2011192744A (ja) * 2010-03-12 2011-09-29 Panasonic Corp 半導体装置及びその製造方法
JP4566283B2 (ja) * 2010-03-18 2010-10-20 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP5957840B2 (ja) * 2011-10-04 2016-07-27 ソニー株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
CN109273430A (zh) 2019-01-25
CN110060956B (zh) 2022-11-18
US9859214B2 (en) 2018-01-02
CN103035615B (zh) 2020-07-21
US9425142B2 (en) 2016-08-23
US20170207163A1 (en) 2017-07-20
JP2013080813A (ja) 2013-05-02
US20130082401A1 (en) 2013-04-04
US9293411B2 (en) 2016-03-22
CN110060956A (zh) 2019-07-26
US10157837B2 (en) 2018-12-18
US20150357313A1 (en) 2015-12-10
JP5957840B2 (ja) 2016-07-27
US9627359B2 (en) 2017-04-18
US10504839B2 (en) 2019-12-10
US20160307877A1 (en) 2016-10-20
CN103035615A (zh) 2013-04-10
US8871633B2 (en) 2014-10-28
US20190080997A1 (en) 2019-03-14
US20150008591A1 (en) 2015-01-08
US20180076126A1 (en) 2018-03-15

Similar Documents

Publication Publication Date Title
CN109273430B (zh) 半导体装置及其制造方法
TWI357111B (https=)
JP4801296B2 (ja) 半導体装置及びその製造方法
JP4350337B2 (ja) 半導体装置
JPH09153545A (ja) 半導体装置及びその製造方法
TWI360181B (en) Semiconductor device and fabrication method thereo
TWI907700B (zh) 半導體裝置及其製造方法
JP3468188B2 (ja) 半導体装置とその製法
JP2001135723A (ja) 半導体装置及びその製造方法
TWI728260B (zh) 半導體結構及其製造方法
CN100452351C (zh) 制造半导体器件的方法
JP2003163263A (ja) 半導体装置及びその製造方法
CN116504748A (zh) 用于引线键合应力减小的厚接合焊盘结构
JP5041088B2 (ja) 半導体装置
CN113394184A (zh) 半导体器件及其制造方法
TWI701793B (zh) 電子元件及其製造方法
JP2009054879A (ja) 集積回路の製造方法
KR100260522B1 (ko) 반도체소자의콘택홀매립방법
JP2013058672A (ja) 半導体装置の製造方法
JPH113871A (ja) 半導体装置及びその製造方法
KR20050098716A (ko) 반도체 장치의 마스크 정렬 키 형성방법
JPH01211947A (ja) 半導体装置の製造方法
JP2000150649A (ja) 半導体装置製造方法
JPH05182927A (ja) 半導体集積回路装置の製法
KR20050120955A (ko) 반도체 소자의 금속 플러그 제조 방법

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant