CN100573859C - 半导体装置和模块以及连接半导体芯片到陶瓷基板的方法 - Google Patents

半导体装置和模块以及连接半导体芯片到陶瓷基板的方法 Download PDF

Info

Publication number
CN100573859C
CN100573859C CNB2007101618213A CN200710161821A CN100573859C CN 100573859 C CN100573859 C CN 100573859C CN B2007101618213 A CNB2007101618213 A CN B2007101618213A CN 200710161821 A CN200710161821 A CN 200710161821A CN 100573859 C CN100573859 C CN 100573859C
Authority
CN
China
Prior art keywords
thick metal
metal layers
copper
thickness
ceramic substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CNB2007101618213A
Other languages
English (en)
Other versions
CN101165884A (zh
Inventor
D·西佩
R·巴耶勒
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=39311392&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=CN100573859(C) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of CN101165884A publication Critical patent/CN101165884A/zh
Application granted granted Critical
Publication of CN100573859C publication Critical patent/CN100573859C/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05075Plural internal layers
    • H01L2224/0508Plural internal layers being stacked
    • H01L2224/05082Two-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05171Chromium [Cr] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05172Vanadium [V] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05181Tantalum [Ta] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05184Tungsten [W] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05666Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45014Ribbon connectors, e.g. rectangular cross-section
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48491Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being an additional member attached to the bonding area through an adhesive or solder, e.g. buffer pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48747Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48763Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/48766Titanium (Ti) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48847Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48863Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/48866Titanium (Ti) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78313Wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/821Forming a build-up interconnect
    • H01L2224/82101Forming a build-up interconnect by additive methods, e.g. direct writing
    • H01L2224/82105Forming a build-up interconnect by additive methods, e.g. direct writing by using a preform
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/821Forming a build-up interconnect
    • H01L2224/82106Forming a build-up interconnect by subtractive methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • H01L2224/8382Diffusion bonding
    • H01L2224/8383Solid-solid interdiffusion
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8384Sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009Pre-treatment of the connector or the bonding area
    • H01L2224/8501Cleaning, e.g. oxide removal step, desmearing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01002Helium [He]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0104Zirconium [Zr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01041Niobium [Nb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0106Neodymium [Nd]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01068Erbium [Er]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0107Ytterbium [Yb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01073Tantalum [Ta]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049Nitrides composed of metals from groups of the periodic table
    • H01L2924/04955th Group
    • H01L2924/04953TaN
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049Nitrides composed of metals from groups of the periodic table
    • H01L2924/050414th Group
    • H01L2924/05042Si3N4
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/207Diameter ranges
    • H01L2924/2076Diameter ranges equal to or larger than 100 microns

Abstract

本发明涉及半导体装置和模块以及连接半导体芯片到陶瓷基板的方法。一种半导体装置具有含有第一表面和第二表面的硅本体,和设置在硅本体的至少一个表面上的厚金属层。该厚金属层的厚度至少为10微米(μm)。

Description

半导体装置和模块以及连接半导体芯片到陶瓷基板的方法
技术领域
本发明总体上涉及半导体装置且尤其涉及半导体模块,以及用于将半导体芯片连接到陶瓷基板的方法。
背景技术
在半导体模块中,将一个或多个半导体芯片设置在基板上,且将一个或多个基板设置在底座上,其是模块外壳的一部分。在常规半导体模块中,芯片以其底侧焊接到基板上且芯片的顶侧通过使用接合线连接到基板。对于接合线,通常使用铝线,但是当结合到功率半导体模块中时,铝线由于在功率电子器件中固有的循环热机械负载而显示出一些不足。循环热机械应力导致铝接合线中裂纹扩展并导致接合线脱落缺陷。普通铝线不能简单地被由另一材料如铜制成的线代替。大部分替换材料比铝硬且在与用除了铝之外的材料制成的线进行接合时有源单元会被损坏。因此,需要一种创新的整体解决方案,对于上述缺陷其允许替换普通铝接合线。
发明内容
在一个实施例中,半导体装置可以包括具有第一表面和第二表面的硅本体和设置在硅本体的至少一个表面上的厚金属层,其中厚金属层的厚度至少为10微米(μm)。
附图说明
参考以下附图和描述将更好地理解本发明。在图中的部件不必按照比例,而是为示出本发明原理进行强调。而且,在图中,相似的参考数字表示相应的部分。在图中:
图1示出了能使用根据本发明的厚金属层和接合方法集成并安装到半导体模块中的示范性电路;
图2示出了焊接到基板并使用普通铝线接合的半导体器件;
图3示出了于设置在单个半导体模块中的不同基板上安装的几个半导体器件;
图4示出了由于接合线中裂纹扩展导致的接合线脱落;
图5是具有裂纹的接合线的截面图;
图6示出了焊接到基板的半导体器件的实例,其中铜接合线接合到厚金属层上;
图7示出了应用于使用发明的芯片和线接合结构的分立器件的本发明;
图8示出了在沟槽处具有微孔涂层的接合工具(bondingtool),用于线接合铜线;
图9示出了具有华夫结构(waffle-structure)的接合工具,用于带状物接合;和
图10示出了具有突出结构的接合工具。
具体实施方式
在一个实施例中,半导体装置可以包括硅本体,其具有第一表面和第二表面,沉积于硅本体的至少一个表面上的薄粘附层;和厚金属层,其沉积于薄粘附层上用于接合厚接合线到厚金属层上。
在另一实施例中,半导体模块可以包括陶瓷基板,其具有第一和第二表面,该基板至少在所述表面之一处具有由铜或其合金制成的厚金属化(metalization);半导体芯片,其包括硅本体,其具有第一表面和第二表面、沉积在硅本体的至少一个表面上的薄粘附层,和沉积在该薄层上的厚金属层,用于将厚接合线接合到厚金属层上,该半导体芯片设置于基板上;和铜线接合,其连接半导体芯片的厚金属层和陶瓷基板的厚金属化。
另外,在另一实施例中,公开了一种用于将半导体芯片上的厚金属层连接到在陶瓷基板上由铜或其合金制成的厚金属化上的方法,其可以包括步骤:使用接合工具将厚铜线或带接合到厚金属层和厚金属化上,所述接合工具具有在超声接合期间保证线和工具之间的充分夹持(grip)的表面,例如具有包含微孔涂层的表面。
在其他实施例中,用于将半导体芯片上的厚金属层连接到在陶瓷基板上由铜或其合金制成的厚金属电镀的方法可以替换地或另外地包括步骤:使用具有突出结构或华夫结构的接合工具将厚铜线或带接合到厚金属层和厚金属化上。
在一些实施例中,功率电子电路如脉冲宽度调制(PWM)反相器、转换器等通常设置在功率半导体模块中,该功率半导体模块包括至少一个功率半导体开关和反平行续流二极管(freewheelingdiode)。图1示出了作为多个实例中的一个的三相IGBT反相器,用于设置在功率半导体模块中的电子电路。驱动电路还可以集成在这些模块中,在这种情况下,这些模块称作“智能功率模块”(IPM)。
在常规功率半导体模块中,半导体芯片11在内部被组装在基板上,该基板包括绝缘板15并且金属化层16至少在绝缘板15的顶侧上,其上组装功率半导体芯片11。金属化层16能根据电路需求被构造。半导体芯片11能焊接到金属化16上使得焊料层13在功率半导体芯片11的底侧和金属化层16之间提供电和热连接。半导体芯片11的顶侧和金属化16通过接合线12连接。在普通半导体器件的情况下使用铝接合线。
在一些实施例中,在底座17上组装一个或多个基板15、16,以使得至热沉18的热传递良好。因此,绝缘板15包括在其底表面上的另一金属化层16,其通过焊料层14连接到底座17。该底座又安装到热沉上。
在其他实施例中,不同陶瓷材料(例如,Al2O3、AlN、Si3N4)可以用作绝缘板15,且通常通过DCB-、AMB-、DAB-或规则铜焊方法将铜或铝用于形成金属化层16,其中DCB代表直接铜接合,AMB代表有源金属铜焊,DAB代表直接铝接合。金属化层的厚度在从0.1mm到0.6mm的范围内,绝缘板16的陶瓷厚度从0.2mm至2mm。如果如上所述基板被焊接到底座17,则铜(或铝)金属化被施加到绝缘板16的两侧上。根据应用,金属化层16也可以是镍或镀有金的镍。如果金属化16是铝,则在焊接的情况下需要电镀。
图3示出了几个半导体器件10(如图2中所示)的实施例,这些半导体器件10组装在单个底座17上,该单个底座17用作通常情况下由塑料制成的外壳20的底盖。电源端子21和辅助端子22通常通过铜引线馈送到外壳20的顶部。在外壳20内部,端子21和22连接到设置在半导体器件10上的金属化层16中的焊垫(pad)上。至内部金属化焊垫的互连可以通过焊接、熔接、超声线接合等完成。在外壳20外部,端子通常适合于用螺丝拧紧、焊接、按压或者熔接至汇流条(bus bar)或者至印刷电路板(PCB)。
在一个实施例中,塑料外壳20可以填充有硅胶或任何其他软绝缘材料,用于保护半导体器件10不受不利环境的影响。外壳20也用作端子21和22抵抗机械应力和振动的支撑。功率电子电路经受间歇操作或者与变化负载一起的操作。这导致功耗随着时间和相关的温度循环变化。温度循环还可以由环境条件变化引起,即冷却热沉的气体或液体的温度可以在操作期间变化。由于热机械膨胀,热机械应力被引入到功率半导体芯片10的界面中,由此基板15、16和底座17使材料互连、例如线接合或焊料连接经受循环热机械负载。
目前,功率半导体模块的功率循环和温度循环能力受到焊料老化和线接合脱落的限制。线接合脱落的影响于图4和5中示出。温度循环便于微裂纹30通过接合线12沿着金属化层16的其上接合了线12的表面扩展。尤其是,向和从半导体芯片11传导高电流所需的具有在100μm到600μm范围内的直径的重接合线经受裂纹扩展和接合脱落影响。到现在为止,如果半导体模块在低于从125℃至150℃的结温度下操作,则它们能够抵抗热机械应力,以达到所希望的使用寿命。在功率电子器件的近期发展中,尤其涉及到汽车应用如混合电子车辆,需要功率半导体芯片中高达175℃或者甚至200℃的结温度。
尽管存在上述缺陷,但是具有其公知的柔性和精确度的超声线接合对于半导体芯片的顶侧接触是一项有吸引力的工艺。由于铜具有较佳的材料特性,即较低的热膨胀系数(CTE)、相对于裂纹扩展的较高的机械强度、两倍的电和热传导性,因此铜基材料用于连接半导体芯片和基板的改进的线接合。
然而,当使用铜线时,对于功率半导体应用很典型的厚线难以与半导体芯片一起使用。问题在于,与铝相比,当在有源区域上接合时,较硬的铜线会损坏在接合焊垫下方的结构。为了实现足够大的接合区域,需要将接合力从清洗和互连阶段期间的低接合力倾斜至变形阶段期间的高接合力。这导致半导体金属化层16内部的高应力,并且可能容易导致接合工具下方有源区域的损坏或者甚至损毁。利用具有较高拉伸强度的较坚固的线材料,下面的半导体结构的损坏和损毁的危险甚至会增加。
图6示出具有半导体芯片11的新颖半导体模块的实施例的一部分,该半导体芯片11包括沉积在半导体芯片11的第一表面上的厚金属层47,其中由Ti、Ti/TiN、Ta、TaN、Ta/TaN、W、Ti/W、VaTi、VTiW、VTiN、Al/Ti/W、CrNi、CrVTi或者这些材料中的其他组合制成的薄的导电且视情况而定的导热的粘附层49a可以设置于半导体芯片11和厚金属层47之间。厚金属层47足够厚且具有足够高以便芯片上的电流扩布以及散热的导电和导热性。直径从300μm至1mm的重铜线42或者最小厚度为200μm且宽度为1mm的铜带经由厚金属层47被接合到半导体芯片11。
在实施例中,芯片11在两侧上具有相同类型的厚金属层47和48,即在顶侧上用于线接合的厚金属层47和在底侧上用于利用低温结合技术焊接或烧结或者用于利用扩散焊技术熔接的另一厚金属层48。在其他实施例中,在芯片11和厚金属层48之间的另一粘附层49a能设置在芯片的底侧上。在一些实施例中,厚金属层47和48在顶部上具有薄保护层(为简单起见,未在图中具体示出),以防止氧化或者确保焊接能力。在其他实施例中,另外或可替换地阻挡层49b可以设置在厚金属层47、48和硅本体之间,用于抑制金属从厚金属层47向硅本体中扩散。
示范性厚金属层47在每个硅本体的至少一侧上至少为10μm,而前述粘附层49a和阻挡层49b的总厚度等于或小于1μm。厚金属层可以包括导电率至少为4.4×107Ωm且导热率至少为300W/(mk)的铜或铜合金。作为铜的替换,可使用具有低于铜的热膨胀系数的基于铜的金属基体复合物。顶部和底部厚金属层一起的总厚度和硅本体厚度的比率在0.1和1之间。
新颖半导体模块的另一实施例于图6中示出。其包括具有第一和第二表面的陶瓷基板(绝缘板15),至少在其表面之一处具有厚铜电镀46。其还包括如上所述的一个或多个半导体芯片11,其设置于基板上,其中铜线接合42连接半导体芯片11的第一厚金属层47和陶瓷基板15的厚铜金属化46。在一个实施例中,陶瓷基板15的厚度在从0.1mm到0.3mm的范围内,以及陶瓷基板15的顶侧或底侧上的铜电镀的总厚度至少为0.4mm。在一个实施例中,陶瓷基板15由高机械强度材料制成,例如具有Zr-、Y-、Er-、Nb、或Nd-添加物的Al2O3,或Si3N4。在一个实施例中,半导体芯片11能通过焊接芯片的底侧上的厚金属层48到基板而被固定到基板。
每一个包括一个或多个半导体芯片11的一个或多个陶瓷基板15被设置在底座17上,用于在一个单个的半导体模块中组合这些陶瓷基板。底座17由铜或金属基体复合物制成。在一个实施例中,底座17可以安装于热沉18上并通常用作覆盖陶瓷基板15的塑料外壳20的底盖。
图7示出了具有厚金属层47的半导体芯片11的实施例,其与图6的那些相似。仅有的区别在于,芯片安装在引线框架50上,即安装在包括用于半导体芯片的塑料封装的引线的金属框架上,而不是陶瓷基板上。该实施例更适合于分立的功率半导体。
图8、9和10示出了用于接合厚铜线的不同接合工具的实施例。使用这些接合工具,由于与线接触的工具表面具有微孔涂层的事实,可以有力地降低超声功率。这种接合工具于图8中示出,并将可再生的超声功率传送到线并因此也传送到半导体器件。用于接合带状物和线的其他可用的工具具有如图10中所示的突出结构或者如图9中所示的华夫结构(waffle-structure)。利用新颖的接合方法,在清洗阶段和初始接合阶段期间,在低接合负载(例如,最终负载的50%)下超声功率被选择为非常高(例如,最终超声功率的80%)。之后,接合力在随后的变形阶段期间在约10%的接合时间内倾斜上升。随后,超声力和功率被保持恒定。这确保与接合以下完整接合区域的鲁棒且可再生的互连。而且,有源线夹紧(clamping)系统用于确保可再生回路(loop)形成。
在一个实施例中,为了适当的接合互连,厚金属化层47应当与接合线42的材料一样硬或者稍硬于该接合线42的材料。之后,线42将不会渗入到金属化中过深,这样最小化了损伤或损坏厚金属化层46下方的阻挡层的危险。在一个实施例中,为了施加更多的电流可以施加到半导体芯片的相同区域。而且,所产生的热将通过高导热性的厚金属化层来扩散。

Claims (19)

1.一种半导体装置,包括:
具有第一表面和第二表面的硅本体,
厚金属层,其设置在所述硅本体的至少一个表面上,其中所述厚金属层的厚度至少为10微米(μm),所述厚金属层是铜层,以及
直径从300μm至1mm的铜接合线或者最小厚度为200μm的铜带被接合到所述厚金属层。
2.如权利要求1的装置,还包括沉积在所述硅本体的所述表面的至少一个上的薄导电粘附层。
3.如权利要求1的装置,还包括在所述厚金属层和所述硅本体之间的阻挡层,用于抑制金属从所述厚金属层向所述硅本体中的扩散。
4.如权利要求3的装置,其中所述厚金属层的总厚度为20微米(μm)。
5.如权利要求2的装置,还包括在所述厚金属层和所述硅本体之间的阻挡层,其中所述粘附层和所述阻挡层的总厚度等于或小于1微米(μm)。
6.如权利要求1的装置,其中厚金属层具有至少4.4·107Ω-1·m-1的导电率。
7.如权利要求1的装置,其中厚金属层具有至少300瓦特每开每米(Wm-1K-1)的导热率。
8.如权利要求1的装置,其中所述厚金属层的总厚度和所述硅本体的厚度的比率在0.1和1之间。
9一种半导体模块,包括:
陶瓷基板,其具有第一和第二表面,所述基板至少在所述表面之一处具有由铜或其合金制成的厚金属化层;
半导体芯片,其包括具有第一表面和第二表面的硅本体,沉积于所述硅本体的所述表面的至少一个上的薄粘附层,和
沉积在所述薄粘附层上的厚金属层,用于接合厚接合线到所述厚金属层上,所述半导体芯片设置在所述基板上,所述厚金属层是铜层;和
直径从300μm至1mm的铜接合线或者最小厚度为200μm的铜带,其连接所述半导体芯片的所述厚金属层和所述陶瓷基板的所述厚金属化层,
其中所述厚金属层的厚度至少为10微米(μm),所述厚金属化层的总厚度至少为0.4毫米(mm)。
10.如权利要求9的半导体模块,其中所述陶瓷基板的厚度在0.1毫米(mm)和0.3毫米(mm)之间。
11.如权利要求9的半导体模块,其中陶瓷基板由高机械强度的材料制成。
12.如权利要求9的半导体模块,其中陶瓷基板由具有Zr-、Y-、Er-、Nb-、或Nd-添加物的Al2O3制成或者由Si3N4制成。
13.如权利要求9的半导体模块,还包括:
多个陶瓷基板和设置在所述基板上的半导体芯片;和
底座,用于将所述多个陶瓷基板束缚在一个单个的半导体模块中,
其中所述多个陶瓷基板设置于所述底座上。
14.如权利要求13的半导体模块,其中所述底座由铜、铜合金、或金属基体复合物制成。
15.如权利要求13的半导体模块,还包括热沉,其中所述陶瓷基板设置于所述热沉上。
16.如权利要求13的半导体模块,还包括作为覆盖所述陶瓷基板的塑料壳的底部的热沉。
17.一种用于将半导体芯片上的厚金属层连接到在陶瓷基板上由铜或其合金制成的厚金属电镀的方法,包括以下步骤:
使用具有微孔涂层的接合工具将直径从300μm至1mm的铜接合线或者最小厚度为200μm的铜带接合到厚金属层和厚金属电镀,其中所述厚金属层是铜层,
其中所述厚金属层的厚度至少为10微米(μm),所述厚金属电镀的总厚度至少为0.4毫米(mm)。
18.一种用于将半导体芯片上的厚金属层连接到在陶瓷基板上由铜或其合金制成的厚金属电镀的方法,包括以下步骤:
使用具有突出结构或华夫结构的接合工具将直径从300μm至1mm的铜接合线或者最小厚度为200μm的铜带接合到厚金属层和厚金属电镀,其中所述厚金属层是铜层,
其中所述厚金属层的厚度至少为10微米(μm),所述厚金属电镀的总厚度至少为0.4毫米(mm)。
19.一种在半导体装置中使用金属层的方法,包括以下步骤:
提供具有第一表面和第二表面的硅本体,
在所述硅本体的至少一个表面上设置厚金属层,其中所述厚金属层的厚度至少为10微米(μm),所述厚金属层是铜层,以及
直径从300μm至1mm的铜接合线或者最小厚度为200μm的铜带被接合到所述厚金属层。
CNB2007101618213A 2006-10-20 2007-09-24 半导体装置和模块以及连接半导体芯片到陶瓷基板的方法 Active CN100573859C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/551,488 US8164176B2 (en) 2006-10-20 2006-10-20 Semiconductor module arrangement
US11/551488 2006-10-20

Publications (2)

Publication Number Publication Date
CN101165884A CN101165884A (zh) 2008-04-23
CN100573859C true CN100573859C (zh) 2009-12-23

Family

ID=39311392

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2007101618213A Active CN100573859C (zh) 2006-10-20 2007-09-24 半导体装置和模块以及连接半导体芯片到陶瓷基板的方法

Country Status (3)

Country Link
US (2) US8164176B2 (zh)
CN (1) CN100573859C (zh)
DE (1) DE102007046021C5 (zh)

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005007373B4 (de) * 2005-02-17 2013-05-29 Infineon Technologies Ag Leistungshalbleiterbaugruppe
JP4964009B2 (ja) * 2007-04-17 2012-06-27 株式会社豊田中央研究所 パワー半導体モジュール
DE102008033410B4 (de) * 2008-07-16 2011-06-30 SEMIKRON Elektronik GmbH & Co. KG, 90431 Leistungselektronische Verbindungseinrichtung mit einem Leistungshalbleiterbauelement und Herstellungsverfahren hierzu
JP5134582B2 (ja) * 2009-02-13 2013-01-30 日立オートモティブシステムズ株式会社 接続構造およびパワーモジュール
US8304884B2 (en) * 2009-03-11 2012-11-06 Infineon Technologies Ag Semiconductor device including spacer element
DE102009002993B4 (de) 2009-05-11 2012-10-04 Infineon Technologies Ag Leistungshalbleitermodul mit beabstandeten Schaltungsträgern
EP2270855A1 (en) * 2009-06-29 2011-01-05 ABB Research Ltd. An electrical module
DE102009028360B3 (de) * 2009-08-07 2010-12-09 Infineon Technologies Ag Verfahren zur Herstellung einer Schaltungsträgeranordnung und eines Leistungselektronikmoduls mit einer Verankerungsstruktur zur Herstellung einer temperaturwechselstabilen Lötverbindung
DE102009029577B3 (de) * 2009-09-18 2011-04-28 Infineon Technologies Ag Verfahren zur Herstellung eines hochtemperaturfesten Leistungshalbleitermoduls
DE102009045181B4 (de) * 2009-09-30 2020-07-09 Infineon Technologies Ag Leistungshalbleitermodul
DE102009046858B3 (de) * 2009-11-19 2011-05-05 Infineon Technologies Ag Leistungshalbleitermodul und Verfahren zum Betrieb eines Leistungshalbleitermoduls
DE102010030966B4 (de) * 2010-07-06 2012-04-19 Continental Automotive Gmbh Elektrisch leitende Verbindung zwischen zwei Kontaktflächen
DE102010044709B4 (de) * 2010-09-08 2015-07-02 Vincotech Holdings S.à.r.l. Leistungshalbleitermodul mit Metallsinterverbindungen sowie Herstellungsverfahren
US8587116B2 (en) * 2010-09-30 2013-11-19 Infineon Technologies Ag Semiconductor module comprising an insert
DE102010062453A1 (de) * 2010-12-06 2012-06-06 Robert Bosch Gmbh Halbleiterbauelement mit erhöhter Stabilität gegenüber thermomechanischen Einflüssen sowie Verfahren zur Kontaktierung eines Halbleiters
US8466548B2 (en) * 2011-05-31 2013-06-18 Infineon Technologies Ag Semiconductor device including excess solder
KR101998340B1 (ko) 2012-07-18 2019-07-09 삼성전자주식회사 전력 소자 모듈 및 그 제조 방법
WO2014068936A1 (ja) * 2012-11-05 2014-05-08 日本精工株式会社 半導体モジュール
DE102012112413A1 (de) 2012-12-17 2014-06-18 Hesse Gmbh Werkzeug zum Herstellen einer Reibschweißverbindung
US8866298B2 (en) 2013-01-11 2014-10-21 Infineon Technologies Ag Bonded system with coated copper conductor
CN103972187B (zh) * 2013-02-04 2017-06-06 原相科技股份有限公司 芯片封装及其制造方法
JP5672324B2 (ja) 2013-03-18 2015-02-18 三菱マテリアル株式会社 接合体の製造方法及びパワーモジュール用基板の製造方法
JP6111764B2 (ja) * 2013-03-18 2017-04-12 三菱マテリアル株式会社 パワーモジュール用基板の製造方法
DE102013207721A1 (de) * 2013-04-26 2014-10-30 Infineon Technologies Ag Bondverbindung und Bondverfahren
JP6171586B2 (ja) * 2013-06-04 2017-08-02 富士電機株式会社 半導体装置
US9178143B2 (en) 2013-07-29 2015-11-03 Industrial Technology Research Institute Resistive memory structure
CN104833692B (zh) * 2014-02-12 2019-07-23 中国科学院微电子研究所 半导体器件封装结构的检测方法
CN104867918A (zh) * 2014-02-26 2015-08-26 西安永电电气有限责任公司 塑封式ipm模块及其dbc板的固定结构
US9613843B2 (en) * 2014-10-13 2017-04-04 General Electric Company Power overlay structure having wirebonds and method of manufacturing same
JP6327105B2 (ja) * 2014-10-17 2018-05-23 三菱電機株式会社 半導体装置
CN104332458B (zh) * 2014-11-05 2018-06-15 中国电子科技集团公司第四十三研究所 功率芯片互连结构及其互连方法
TWI569396B (zh) * 2014-12-08 2017-02-01 財團法人工業技術研究院 具有焊線的晶片結構
CN107004653B (zh) * 2015-01-26 2019-03-22 三菱电机株式会社 半导体装置以及半导体装置的制造方法
CN104900546A (zh) * 2015-05-04 2015-09-09 嘉兴斯达半导体股份有限公司 一种功率模块的封装结构
DE102015219366B4 (de) * 2015-05-22 2024-02-22 Volkswagen Aktiengesellschaft Interposer und Halbleitermodul zur Anwendung in automobilen Applikationen
JP6576108B2 (ja) * 2015-06-08 2019-09-18 三菱電機株式会社 電力用半導体装置
EP3226014B1 (en) * 2016-03-30 2024-01-10 Mitsubishi Electric R&D Centre Europe B.V. Method for estimating a level of damage or a lifetime expectation of a power semiconductor module comprising at least one die
WO2017199706A1 (ja) * 2016-05-18 2017-11-23 三菱電機株式会社 電力用半導体装置およびその製造方法
CN106997871B (zh) * 2016-12-23 2024-01-16 杨杰 一种功率模块的封装结构
CN106783724A (zh) * 2017-01-11 2017-05-31 惠科股份有限公司 基板承载装置
WO2018154687A1 (ja) * 2017-02-23 2018-08-30 三菱電機株式会社 半導体装置
US11227822B2 (en) * 2018-04-19 2022-01-18 Rohm Co., Ltd. Semiconductor device
KR101961123B1 (ko) * 2018-07-04 2019-07-17 한문수 세라믹 메탈라이징 기판과 그 제조 방법
EP3627546A1 (en) * 2018-09-24 2020-03-25 Infineon Technologies AG Power semiconductor module arrangement
DE102018221160A1 (de) * 2018-12-06 2020-06-10 Siemens Aktiengesellschaft Isolierkeramik für elektrische Schaltungen und zugehörige Anwendungen
JP7176397B2 (ja) * 2018-12-21 2022-11-22 株式会社デンソー 半導体装置とその製造方法
US10914018B2 (en) * 2019-03-12 2021-02-09 Infineon Technologies Ag Porous Cu on Cu surface for semiconductor packages
CN211908640U (zh) * 2020-05-19 2020-11-10 阳光电源股份有限公司 一种功率变换装置
EP4187589A1 (en) * 2021-11-24 2023-05-31 SwissSEM Technologies AG Directly cooled power module
CN115621236B (zh) * 2022-12-20 2023-04-11 广东芯聚能半导体有限公司 铜片连接结构、模块及连接方法

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DD146522A1 (de) 1979-10-10 1981-02-11 Arno Grass Verfahren zur herstellung von verbindungen zwischen verdrahtungstraegern und darauf befestigten halbleiterbauelementen
JPS5933894A (ja) * 1982-08-19 1984-02-23 電気化学工業株式会社 混成集積用回路基板の製造法
US5272376A (en) * 1990-06-01 1993-12-21 Clarion Co., Ltd. Electrode structure for a semiconductor device
US5047833A (en) * 1990-10-17 1991-09-10 International Rectifier Corporation Solderable front metal contact for MOS devices
DE4444681C2 (de) 1994-11-26 1998-08-27 Schulz Harder Juergen Keramik-Substrat sowie Verfahren zu seiner Herstellung
JP3176815B2 (ja) * 1995-01-19 2001-06-18 富士電機株式会社 半導体装置用基板
US5530284A (en) * 1995-03-06 1996-06-25 Motorola, Inc. Semiconductor leadframe structure compatible with differing bond wire materials
JP3387282B2 (ja) * 1995-08-03 2003-03-17 日産自動車株式会社 半導体装置の構造及びその製造方法
KR100371974B1 (ko) * 1997-05-26 2003-02-17 스미토모덴키고교가부시키가이샤 구리회로접합기판 및 그 제조방법
KR100343150B1 (ko) * 1998-11-26 2002-10-25 페어차일드코리아반도체 주식회사 금속터미널을구비하는전력반도체모쥴,전력반도체모쥴의금속터미널제조방법및전력반도체모쥴의제조방법
JP2000183104A (ja) * 1998-12-15 2000-06-30 Texas Instr Inc <Ti> 集積回路上でボンディングするためのシステム及び方法
JP2002203942A (ja) * 2000-12-28 2002-07-19 Fuji Electric Co Ltd パワー半導体モジュール
US6646347B2 (en) * 2001-11-30 2003-11-11 Motorola, Inc. Semiconductor power device and method of formation
DE10205609A1 (de) * 2002-02-11 2003-08-28 Infineon Technologies Ag Anordnung zum Drahtbonden und Verfahren zur Herstellung einer Bondverbindung
JP3882712B2 (ja) * 2002-08-09 2007-02-21 住友電気工業株式会社 サブマウントおよび半導体装置
US6844621B2 (en) * 2002-08-13 2005-01-18 Fuji Electric Co., Ltd. Semiconductor device and method of relaxing thermal stress
US20040217488A1 (en) * 2003-05-02 2004-11-04 Luechinger Christoph B. Ribbon bonding
US7319277B2 (en) * 2003-05-08 2008-01-15 Megica Corporation Chip structure with redistribution traces
JP4664816B2 (ja) * 2003-09-25 2011-04-06 株式会社東芝 セラミック回路基板、その製造方法およびパワーモジュール
DE102004021927B4 (de) * 2004-05-04 2008-07-03 Semikron Elektronik Gmbh & Co. Kg Verfahren zur inneren elektrischen Isolation eines Substrats für ein Leistungshalbleitermodul
US7678680B2 (en) * 2004-06-03 2010-03-16 International Rectifier Corporation Semiconductor device with reduced contact resistance
US20060000671A1 (en) * 2004-06-30 2006-01-05 Nathan Nolley Adjustable acoustic wings
DE102004059389B4 (de) 2004-12-09 2012-02-23 Infineon Technologies Ag Halbleiterbauelement mit Ausgleichsmetallisierung
DE102005028951B4 (de) * 2005-06-22 2018-05-30 Infineon Technologies Ag Anordnung zur elektrischen Verbindung einer Halbleiter-Schaltungsanordnung mit einer äusseren Kontakteinrichtung
DE102005044510B4 (de) * 2005-09-16 2011-03-17 Infineon Technologies Ag Halbleiterbauteil mit Vorderseitenmetallisierung sowie Verfahren zu dessen Herstellung und Leistungsdiode
DE102005047566C5 (de) * 2005-10-05 2011-06-09 Semikron Elektronik Gmbh & Co. Kg Anordnung mit einem Leistungshalbleiterbauelement und mit einem Gehäuse sowie Herstellungsverfahren hierzu
US20070138628A1 (en) * 2005-12-15 2007-06-21 Lam Ken M Apparatus and method for increasing the quantity of discrete electronic components in an integrated circuit package

Also Published As

Publication number Publication date
DE102007046021C5 (de) 2016-07-14
US20080093729A1 (en) 2008-04-24
DE102007046021B4 (de) 2012-09-13
US8164176B2 (en) 2012-04-24
CN101165884A (zh) 2008-04-23
DE102007046021A1 (de) 2008-05-21
US9196562B2 (en) 2015-11-24
US20110316160A1 (en) 2011-12-29

Similar Documents

Publication Publication Date Title
CN100573859C (zh) 半导体装置和模块以及连接半导体芯片到陶瓷基板的方法
JP4569473B2 (ja) 樹脂封止型パワー半導体モジュール
US6979843B2 (en) Power semiconductor device
US7608917B2 (en) Power semiconductor module
US6690087B2 (en) Power semiconductor module ceramic substrate with upper and lower plates attached to a metal base
US8593817B2 (en) Power semiconductor module and method for operating a power semiconductor module
US7535092B2 (en) Si power device mounted on a substrate including arrangements to prevent damage to connection layers due to heat treatment
KR101017333B1 (ko) 전력 반도체 모듈
US7808100B2 (en) Power semiconductor module with pressure element and method for fabricating a power semiconductor module with a pressure element
US7800220B2 (en) Power electronics assembly with cooling element
CN205752150U (zh) 半导体装置
US10128167B2 (en) Semiconductor module and manufacturing method of semiconductor module
US20070217241A1 (en) Inverter Unit
JP4645406B2 (ja) 半導体装置
JP5899952B2 (ja) 半導体モジュール
JP7210804B2 (ja) パワー半導体モジュールおよびパワー半導体モジュールを形成する方法
Barlow et al. High-temperature high-power packaging techniques for HEV traction applications
JP6945418B2 (ja) 半導体装置および半導体装置の製造方法
JP2009070934A (ja) パワー半導体モジュール及びその製法
JP6777148B2 (ja) 半導体装置
JP2004128265A (ja) 半導体モジュールおよび板状リード
Vanam et al. High-temperature SiC Packaging for HEV traction applications
JP2022070483A (ja) パワー半導体モジュール及びその製造方法並びに電力変換装置
JP2002076261A (ja) パワー半導体モジュール
JP2004071746A (ja) 電極接合体及び電極接合方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant