BRPI0519703A2 - sincronizaÇço de auto-renovaÇço orientada - Google Patents

sincronizaÇço de auto-renovaÇço orientada

Info

Publication number
BRPI0519703A2
BRPI0519703A2 BRPI0519703-1A BRPI0519703A BRPI0519703A2 BR PI0519703 A2 BRPI0519703 A2 BR PI0519703A2 BR PI0519703 A BRPI0519703 A BR PI0519703A BR PI0519703 A2 BRPI0519703 A2 BR PI0519703A2
Authority
BR
Brazil
Prior art keywords
renewal
bank address
mode
address counter
bank
Prior art date
Application number
BRPI0519703-1A
Other languages
English (en)
Inventor
Robert Michael Walker
Perry Willmann Remaklus Jr
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of BRPI0519703A2 publication Critical patent/BRPI0519703A2/pt
Publication of BRPI0519703B1 publication Critical patent/BRPI0519703B1/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1636—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement using refresh
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)

Abstract

SINCRONIZAÇçO DE AUTO-RENOVAÇçO ORIENTADA. Em um modo de auto-renovação orientada (DARE), comandos de renovação são emitidos por um controlador e os endereços de renovação de fila e banco são mantidos internamente em um módulo de memória. Um contador de endereços de banco interno à memória é inicializado em um primeiro valor predeterminado quando da entrada no modo DARF. A memória renova o banco atualmente endereçado em resposta a um comando DARF e incrementa o contador de endereços de banco em uma seqUência predeterminada. O controlador segue o endereço de banco e pode emitir um ou mais comandos de acesso à memória enquanto uma operação DARE estiver sendo efetuada, caso o acesso à memória e a renovação estejam orientados para bancos diferentes. Ao sair de um modo de auto-renovação, o contador de endereços de banco assume um segundo valor predeterminado. O segundo valor predeterminado pode ser fixo, ou pode ser de n+1 em que n é o valor do contador de endereços de banco quando o modo de auto-renovação é iniciado.
BRPI0519703-1A 2004-12-28 2005-12-23 "sincronização de atualização automática orientada" BRPI0519703B1 (pt)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US64010004P 2004-12-28 2004-12-28
US60/640,100 2004-12-28
US11/115,915 2005-04-27
US11/115,915 US7953921B2 (en) 2004-12-28 2005-04-27 Directed auto-refresh synchronization
PCT/US2005/047037 WO2006071854A1 (en) 2004-12-28 2005-12-23 Directed auto-refresh synchronization

Publications (2)

Publication Number Publication Date
BRPI0519703A2 true BRPI0519703A2 (pt) 2009-03-10
BRPI0519703B1 BRPI0519703B1 (pt) 2018-02-06

Family

ID=36178030

Family Applications (1)

Application Number Title Priority Date Filing Date
BRPI0519703-1A BRPI0519703B1 (pt) 2004-12-28 2005-12-23 "sincronização de atualização automática orientada"

Country Status (12)

Country Link
US (1) US7953921B2 (pt)
EP (2) EP1839313B1 (pt)
JP (5) JP5032337B2 (pt)
KR (1) KR101166949B1 (pt)
CN (1) CN101091221B (pt)
BR (1) BRPI0519703B1 (pt)
ES (1) ES2744354T3 (pt)
HK (1) HK1109492A1 (pt)
HU (1) HUE045655T2 (pt)
IL (1) IL184020A0 (pt)
TW (1) TWI385673B (pt)
WO (1) WO2006071854A1 (pt)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7751894B1 (en) * 2004-03-04 2010-07-06 Cardiac Pacemakers, Inc. Systems and methods for indicating aberrant behavior detected by an implanted medical device
US7953921B2 (en) * 2004-12-28 2011-05-31 Qualcomm Incorporated Directed auto-refresh synchronization
US9286198B2 (en) 2005-04-21 2016-03-15 Violin Memory Method and system for storage of data in non-volatile media
US8452929B2 (en) 2005-04-21 2013-05-28 Violin Memory Inc. Method and system for storage of data in non-volatile media
US9384818B2 (en) * 2005-04-21 2016-07-05 Violin Memory Memory power management
US7565479B2 (en) 2005-08-04 2009-07-21 Rambus Inc. Memory with refresh cycle donation to accommodate low-retention-storage rows
KR100640722B1 (ko) * 2005-10-05 2006-11-01 삼성전자주식회사 반도체 제어장치, 반도체 장치, 및 이들을 구비하는 시스템
US20070086261A1 (en) * 2005-10-17 2007-04-19 Freebern Margaret C Directed auto-refresh for a dynamic random access memory
US9262326B2 (en) * 2006-08-14 2016-02-16 Qualcomm Incorporated Method and apparatus to enable the cooperative signaling of a shared bus interrupt in a multi-rank memory subsystem
US8028186B2 (en) 2006-10-23 2011-09-27 Violin Memory, Inc. Skew management in an interconnection system
US7590021B2 (en) * 2007-07-26 2009-09-15 Qualcomm Incorporated System and method to reduce dynamic RAM power consumption via the use of valid data indicators
CN101640065B (zh) * 2008-07-29 2012-07-04 国际商业机器公司 用于嵌入式dram的刷新控制器及刷新控制方法
WO2010085405A1 (en) 2009-01-22 2010-07-29 Rambus Inc. Maintenance operations in a dram
US8392650B2 (en) * 2010-04-01 2013-03-05 Intel Corporation Fast exit from self-refresh state of a memory device
US20110296098A1 (en) * 2010-06-01 2011-12-01 Dell Products L.P. System and Method for Reducing Power Consumption of Memory
US9053812B2 (en) 2010-09-24 2015-06-09 Intel Corporation Fast exit from DRAM self-refresh
US9292426B2 (en) * 2010-09-24 2016-03-22 Intel Corporation Fast exit from DRAM self-refresh
KR101796116B1 (ko) 2010-10-20 2017-11-10 삼성전자 주식회사 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
TWI473090B (zh) * 2011-08-08 2015-02-11 Winbond Electronics Corp 動態記憶體的重刷新電路及方法
CN102956260B (zh) * 2011-08-19 2015-12-16 华邦电子股份有限公司 动态存储器的重刷新电路及方法
US9293187B2 (en) * 2011-09-26 2016-03-22 Cisco Technology, Inc. Methods and apparatus for refreshing digital memory circuits
EP2620838B1 (en) * 2012-01-26 2015-04-22 ST-Ericsson SA Automatic partial array self-refresh
US9007862B2 (en) 2012-07-12 2015-04-14 Rambus Inc. Reducing memory refresh exit time
US9355704B2 (en) * 2012-12-28 2016-05-31 Mediatek Inc. Refresh method for switching between different refresh types based on at least one parameter of volatile memory and related memory controller
US9117542B2 (en) 2013-09-27 2015-08-25 Intel Corporation Directed per bank refresh command
KR102194003B1 (ko) 2014-02-25 2020-12-22 삼성전자주식회사 메모리 모듈 및 이를 포함하는 메모리 시스템
KR102326018B1 (ko) * 2015-08-24 2021-11-12 삼성전자주식회사 메모리 시스템
KR20170045795A (ko) * 2015-10-20 2017-04-28 삼성전자주식회사 메모리 장치 및 이를 포함하는 메모리 시스템
KR102373544B1 (ko) 2015-11-06 2022-03-11 삼성전자주식회사 요청 기반의 리프레쉬를 수행하는 메모리 장치, 메모리 시스템 및 메모리 장치의 동작방법
US9754655B2 (en) 2015-11-24 2017-09-05 Qualcomm Incorporated Controlling a refresh mode of a dynamic random access memory (DRAM) die
CN106875971B (zh) 2017-02-16 2021-01-22 上海兆芯集成电路有限公司 动态随机存取存储器控制器及其控制方法
US10878879B2 (en) * 2017-06-21 2020-12-29 Mediatek Inc. Refresh control method for memory system to perform refresh action on all memory banks of the memory system within refresh window
US10262719B1 (en) * 2017-12-22 2019-04-16 Nanya Technology Corporation DRAM and refresh method thereof
US11011217B1 (en) * 2019-12-20 2021-05-18 Micron Technology, Inc. Selective extension of a fine granularity mode for memory refresh operations

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4687107A (en) * 1985-05-02 1987-08-18 Pennwalt Corporation Apparatus for sizing and sorting articles
JPH06124587A (ja) * 1992-10-09 1994-05-06 Mitsubishi Electric Corp ダイナミックランダムアクセスメモリ装置
JPH0877770A (ja) * 1994-08-31 1996-03-22 Sanyo Electric Co Ltd リフレッシュアドレスカウンタ
US5627791A (en) 1996-02-16 1997-05-06 Micron Technology, Inc. Multiple bank memory with auto refresh to specified bank
JP4000206B2 (ja) * 1996-08-29 2007-10-31 富士通株式会社 半導体記憶装置
JPH10247384A (ja) * 1997-03-03 1998-09-14 Mitsubishi Electric Corp 同期型半導体記憶装置
JPH1166843A (ja) * 1997-08-08 1999-03-09 Mitsubishi Electric Corp 半導体記憶装置
US6075744A (en) 1997-10-10 2000-06-13 Rambus Inc. Dram core refresh with reduced spike current
WO1999046775A2 (en) * 1998-03-10 1999-09-16 Rambus, Inc. Performing concurrent refresh and current control operations in a memory subsystem
KR100355226B1 (ko) * 1999-01-12 2002-10-11 삼성전자 주식회사 뱅크별로 선택적인 셀프 리프레쉬가 가능한 동적 메모리장치
JP2000315385A (ja) * 1999-04-30 2000-11-14 Nec Ic Microcomput Syst Ltd セルフリフレッシュ回路及びセルフリフレッシュ方法
JP2001332083A (ja) * 2000-05-18 2001-11-30 Nec Corp 半導体記憶装置およびそのアドレス制御方法
KR100429872B1 (ko) * 2001-06-27 2004-05-04 삼성전자주식회사 반도체 메모리 장치의 이용 효율을 높이는 메모리 시스템및 상기 반도체 메모리 장치의 리프레쉬 방법
JP2003123469A (ja) * 2001-10-05 2003-04-25 Seiko Epson Corp メモリ制御回路、メモリ制御方法及び情報処理装置
US6665224B1 (en) * 2002-05-22 2003-12-16 Infineon Technologies Ag Partial refresh for synchronous dynamic random access memory (SDRAM) circuits
DE10306062B3 (de) 2003-02-13 2004-08-19 Infineon Technologies Ag Speichermodul mit einer Mehrzahl von integrierten Speicherbauelementen und einer Refresh-Steuerschaltung
US7236416B2 (en) * 2004-05-21 2007-06-26 Qualcomm Incorporated Method and system for controlling refresh in volatile memories
US7184350B2 (en) * 2004-05-27 2007-02-27 Qualcomm Incorporated Method and system for providing independent bank refresh for volatile memories
US7079440B2 (en) * 2004-05-27 2006-07-18 Qualcomm Incorporated Method and system for providing directed bank refresh for volatile memories
US7088633B2 (en) * 2004-05-27 2006-08-08 Qualcomm Incorporated Method and system for providing seamless self-refresh for directed bank refresh in volatile memories
US7200062B2 (en) * 2004-08-31 2007-04-03 Micron Technology, Inc. Method and system for reducing the peak current in refreshing dynamic random access memory devices
US7953921B2 (en) * 2004-12-28 2011-05-31 Qualcomm Incorporated Directed auto-refresh synchronization

Also Published As

Publication number Publication date
US20060143372A1 (en) 2006-06-29
KR20070103013A (ko) 2007-10-22
TWI385673B (zh) 2013-02-11
JP2008525942A (ja) 2008-07-17
EP1839313A1 (en) 2007-10-03
KR101166949B1 (ko) 2012-07-23
EP3531421B1 (en) 2022-06-01
ES2744354T3 (es) 2020-02-24
JP2012089231A (ja) 2012-05-10
IL184020A0 (en) 2007-10-31
WO2006071854A1 (en) 2006-07-06
JP6396515B2 (ja) 2018-09-26
JP6169658B2 (ja) 2017-07-26
CN101091221B (zh) 2012-04-18
JP5032337B2 (ja) 2012-09-26
HUE045655T2 (hu) 2020-01-28
EP1839313B1 (en) 2019-06-05
CN101091221A (zh) 2007-12-19
EP3531421A1 (en) 2019-08-28
BRPI0519703B1 (pt) 2018-02-06
JP2017117510A (ja) 2017-06-29
TW200632939A (en) 2006-09-16
JP2016006713A (ja) 2016-01-14
US7953921B2 (en) 2011-05-31
JP2018137034A (ja) 2018-08-30
HK1109492A1 (en) 2008-06-06

Similar Documents

Publication Publication Date Title
BRPI0519703A2 (pt) sincronizaÇço de auto-renovaÇço orientada
WO2005070106A3 (en) Memory chain
WO2005093758A8 (en) Collision detection in a multi-port memory system
EP1667024A3 (en) Memory based cross compare for cross checked systems
WO2002093335A3 (en) External locking mechanism for personal computer memory locations
WO2001059565A3 (en) Computer system including a memory access controller for using non-system memory storage resources during system boot time
TW200606640A (en) Method, system, and program for utilizing a virtualized data structure table
AU2003213840A1 (en) Memory system with burst length shorter than prefetch length
WO2004040456A3 (en) Distributed data cache architecture
BRPI0216109B8 (pt) dispositivo expansível para uso em um ambiente de furo de poço, método de expansão de uma tubulação, e dispositivo tubular para uso em um furo de poço
WO2007024435A3 (en) Dynamic memory sizing for power reduction
BR0312570A (pt) Seleção de interface em uma rede de comunicação sem fio
BRPI0401685A (pt) Implementação de controle de acesso à memória utilizando otimizações
BRPI0417083A (pt) válvula de alìvio de pressão de dois estágios
BR0304729A (pt) Sistema e método para gerenciar aplicações de software em uma interface gráfica do usuário
WO2008118196A3 (en) Link aggregation
MY134470A (en) Anticipatory power control of memory
WO2008021909A3 (en) Method and apparatus to enable the cooperative signaling of a shared bus interrupt in a multi-rank memory subsystem
AU2001287197A1 (en) Memory device having posted write per command
WO2003100600A3 (en) An address generation unit for a processor
WO2006113087A3 (en) Data storage system having memory controller with embedded cpu
BRPI0619858B8 (pt) artigos absorventes com revestimento múltiplo tendo propriedades de estiramento variadas
WO2006036798A3 (en) Efficient multi-bank memory queuing system
TWI224260B (en) bus buffer the built-in logic circuit
WO2004010314A3 (en) Method, system, and program for memory based data transfer

Legal Events

Date Code Title Description
B15K Others concerning applications: alteration of classification

Ipc: G06F 13/16 (2006.01), G11C 11/406 (2006.01)

B07A Application suspended after technical examination (opinion) [chapter 7.1 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted [chapter 16.1 patent gazette]