AR247041A1 - Un metodo para fabricar un transistor bipolar y resultado obtenido con dicho metodo. - Google Patents
Un metodo para fabricar un transistor bipolar y resultado obtenido con dicho metodo.Info
- Publication number
- AR247041A1 AR247041A1 AR89314341A AR31434189A AR247041A1 AR 247041 A1 AR247041 A1 AR 247041A1 AR 89314341 A AR89314341 A AR 89314341A AR 31434189 A AR31434189 A AR 31434189A AR 247041 A1 AR247041 A1 AR 247041A1
- Authority
- AR
- Argentina
- Prior art keywords
- layer
- region
- selective
- base
- opening
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 2
- 238000000407 epitaxy Methods 0.000 title 1
- 230000015572 biosynthetic process Effects 0.000 abstract 3
- 230000008021 deposition Effects 0.000 abstract 2
- 239000011810 insulating material Substances 0.000 abstract 2
- 239000000463 material Substances 0.000 abstract 2
- 239000000758 substrate Substances 0.000 abstract 2
- 230000008030 elimination Effects 0.000 abstract 1
- 238000003379 elimination reaction Methods 0.000 abstract 1
- 238000004519 manufacturing process Methods 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
- H01L29/66272—Silicon vertical transistors
- H01L29/66287—Silicon vertical transistors with a single crystalline emitter, collector or base including extrinsic, link or graft base formed on the silicon substrate, e.g. by epitaxy, recrystallisation, after insulating device isolation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/732—Vertical transistors
- H01L29/7325—Vertical transistors having an emitter-base junction leaving at a main surface and a base-collector junction leaving at a peripheral surface of the body, e.g. mesa planar transistor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/011—Bipolar transistors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Bipolar Transistors (AREA)
Abstract
UN METODO PARA FABRICAR UN TRANSISTOR BIPOLAR QUE COMPRENDE LOS PASOS DE: LA PROVISION DE UN SUBSTRATO DE MATERIAL SEMICONDUCTOR DE UN PRIMER TIPO DE CONDUCTIVIDAD, DEL CUAL UNA PORCION FORMA UNA REGION DE COLECTOR; LA DEPOSICION DE UNA PRIMERA CAPA DE MATERIAL SEMICONDUCTOR DE UN SEGUNDO TIPO DE CONDUCTIVIDAD SOBRE DICHO SUBSTRATO, DE LA CUAL UNA PORCION FORMA UNA REGION DE BASE INTRINSECA; LA FORMACION DE UN ELEMENTO DE MATERIAL AISLANTE SOBRE UNA PORCION DE DICHA PRIMERA CAPA, FORMANDOSE DICHA REGION DE BASE INTRINSECA POR DEBAJO DE DICHO ELEMENTO Y FORMANDO EL RESTO DE DICHA PRIMERA CAPA, UNA REGION DE BASE EXTRINSECA; LA DEPOSICION DE UNA SEGUNDA CAPA DE MATERIAL SEMICONDUCTOR DE DICHO SEGUNDO TIPO DE CONDUCTIVIDAD SOBRE DICHA PRIMERA CAPA, DESARROLLANDOSE UNA PORCION DE DICHA SEGUNDA CAPA LATERALMENTE POR ARRIBA DE UNA PORCION DE UNA SUPERFICIE SUPERIOR DE DICHO ELEMENTO QUE DEFINE UNA ABERTURA Y QUE DEJA UNA REGION EXPUESTA SOBRE LA SUPERFICIE SUPERIOR,FORMANDO LA SEGUNDA C APA UNA PORCION DE LA REGION DE BASE EXTRINSECA; LA FORMACION DE UNA CAPA DE MATERIAL AISLANTE SOBRE DICHA SEGUNDA CAPA QUE REDUCE EL ANCHO DE DICHA ABERTURA Y DE DICHA REGION EXPUESTA; LA ELIMINACION DE DICHA REGION EXPUESTA A EFECTOS DE EXPONER UNA PORCION DE DICHA PRIMERA CAPA POR DEBAJO DE DICHA ABERTURA; Y LA FORMACION DE UNA REGION DE EMISOR DE DICHO PRIMER TIPO DE CONDUCTIDAD EN DICHA PRIMERA CAPA, A TRAVES DE DICHA ABERTURA.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/219,020 US5059544A (en) | 1988-07-14 | 1988-07-14 | Method of forming bipolar transistor having self-aligned emitter-base using selective and non-selective epitaxy |
Publications (1)
Publication Number | Publication Date |
---|---|
AR247041A1 true AR247041A1 (es) | 1994-10-31 |
Family
ID=22817480
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AR89314341A AR247041A1 (es) | 1988-07-14 | 1989-07-07 | Un metodo para fabricar un transistor bipolar y resultado obtenido con dicho metodo. |
Country Status (6)
Country | Link |
---|---|
US (1) | US5059544A (es) |
EP (1) | EP0350610A3 (es) |
JP (1) | JPH0695524B2 (es) |
AR (1) | AR247041A1 (es) |
BR (1) | BR8903449A (es) |
CA (1) | CA1311859C (es) |
Families Citing this family (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5227317A (en) * | 1989-04-21 | 1993-07-13 | Hitachi, Ltd. | Method of manufacturing semiconductor integrated circuit bipolar transistor device |
JPH02280340A (ja) * | 1989-04-21 | 1990-11-16 | Hitachi Ltd | 半導体集積回路装置の製造方法 |
US5296388A (en) * | 1990-07-13 | 1994-03-22 | Matsushita Electric Industrial Co., Ltd. | Fabrication method for semiconductor devices |
US5213989A (en) * | 1992-06-24 | 1993-05-25 | Motorola, Inc. | Method for forming a grown bipolar electrode contact using a sidewall seed |
JP2740087B2 (ja) * | 1992-08-15 | 1998-04-15 | 株式会社東芝 | 半導体集積回路装置の製造方法 |
US5557131A (en) * | 1992-10-19 | 1996-09-17 | At&T Global Information Solutions Company | Elevated emitter for double poly BICMOS devices |
US5266505A (en) * | 1992-12-22 | 1993-11-30 | International Business Machines Corporation | Image reversal process for self-aligned implants in planar epitaxial-base bipolar transistors |
JP3172031B2 (ja) * | 1994-03-15 | 2001-06-04 | 株式会社東芝 | 半導体装置の製造方法 |
US5554562A (en) * | 1995-04-06 | 1996-09-10 | Advanced Micro Devices, Inc. | Advanced isolation scheme for deep submicron technology |
US6020246A (en) * | 1998-03-13 | 2000-02-01 | National Semiconductor Corporation | Forming a self-aligned epitaxial base bipolar transistor |
FR2778022B1 (fr) * | 1998-04-22 | 2001-07-13 | France Telecom | Transistor bibolaire vertical, en particulier a base a heterojonction sige, et procede de fabrication |
US6444536B2 (en) * | 1999-07-08 | 2002-09-03 | Agere Systems Guardian Corp. | Method for fabricating bipolar transistors |
DE10160509A1 (de) | 2001-11-30 | 2003-06-12 | Ihp Gmbh | Halbleitervorrichtung und Verfahren zu ihrer Herstellung |
KR20040038511A (ko) * | 2002-11-01 | 2004-05-08 | 한국전자통신연구원 | 자기정렬형 이종접합 쌍극자 트랜지스터 및 그의 제조 방법 |
US6998305B2 (en) * | 2003-01-24 | 2006-02-14 | Asm America, Inc. | Enhanced selectivity for epitaxial deposition |
JP2004356254A (ja) * | 2003-05-28 | 2004-12-16 | Sony Corp | 半導体装置、及び同半導体装置の製造方法 |
TW200518341A (en) * | 2003-09-30 | 2005-06-01 | Agere Systems Inc | Bipolar transistor with selectively deposited emitter |
US7372091B2 (en) * | 2004-01-27 | 2008-05-13 | Micron Technology, Inc. | Selective epitaxy vertical integrated circuit components |
US7265018B2 (en) * | 2004-09-21 | 2007-09-04 | International Business Machines Corporation | Method to build self-aligned NPN in advanced BiCMOS technology |
US7504685B2 (en) | 2005-06-28 | 2009-03-17 | Micron Technology, Inc. | Oxide epitaxial isolation |
US7375413B2 (en) * | 2006-05-26 | 2008-05-20 | International Business Machines Corporation | Trench widening without merging |
US8278176B2 (en) | 2006-06-07 | 2012-10-02 | Asm America, Inc. | Selective epitaxial formation of semiconductor films |
US7687887B1 (en) | 2006-12-01 | 2010-03-30 | National Semiconductor Corporation | Method of forming a self-aligned bipolar transistor structure using a selectively grown emitter |
US7759199B2 (en) | 2007-09-19 | 2010-07-20 | Asm America, Inc. | Stressor for engineered strain on channel |
US8367528B2 (en) | 2009-11-17 | 2013-02-05 | Asm America, Inc. | Cyclical epitaxial deposition and etch |
US8809170B2 (en) | 2011-05-19 | 2014-08-19 | Asm America Inc. | High throughput cyclical epitaxial deposition and etch process |
US9356097B2 (en) | 2013-06-25 | 2016-05-31 | Globalfoundries Inc. | Method of forming a bipolar transistor with maskless self-aligned emitter |
CN109887996B (zh) * | 2019-01-31 | 2022-03-08 | 上海华虹宏力半导体制造有限公司 | 自对准锗硅hbt器件的制造方法 |
US11588043B2 (en) | 2021-04-14 | 2023-02-21 | Globalfoundries U.S. Inc. | Bipolar transistor with elevated extrinsic base and methods to form same |
US12107124B2 (en) * | 2021-12-22 | 2024-10-01 | Globalfoundries Singapore Pte. Ltd. | Bipolar transistors |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1061506A (en) * | 1965-03-31 | 1967-03-15 | Ibm | Method of forming a semiconductor device and device so made |
JPS5244173A (en) * | 1975-10-06 | 1977-04-06 | Hitachi Ltd | Method of flat etching of silicon substrate |
US4004954A (en) * | 1976-02-25 | 1977-01-25 | Rca Corporation | Method of selective growth of microcrystalline silicon |
JPS5539677A (en) * | 1978-09-14 | 1980-03-19 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Semiconductor device and its manufacturing |
US4236294A (en) * | 1979-03-16 | 1980-12-02 | International Business Machines Corporation | High performance bipolar device and method for making same |
JPS55128869A (en) * | 1979-03-26 | 1980-10-06 | Mitsubishi Electric Corp | Semiconductor device and method of fabricating the same |
US4324814A (en) * | 1981-03-19 | 1982-04-13 | Rca Corporation | Method for forming a narrow thin film line |
US4483726A (en) * | 1981-06-30 | 1984-11-20 | International Business Machines Corporation | Double self-aligned fabrication process for making a bipolar transistor structure having a small polysilicon-to-extrinsic base contact area |
JPS5856320A (ja) * | 1981-09-29 | 1983-04-04 | Nec Corp | 気相成長方法 |
JPS5889863A (ja) * | 1981-11-24 | 1983-05-28 | Hitachi Ltd | 半導体装置の製造方法 |
US4462847A (en) * | 1982-06-21 | 1984-07-31 | Texas Instruments Incorporated | Fabrication of dielectrically isolated microelectronic semiconductor circuits utilizing selective growth by low pressure vapor deposition |
US4545114A (en) * | 1982-09-30 | 1985-10-08 | Fujitsu Limited | Method of producing semiconductor device |
JPS5984469A (ja) * | 1982-11-04 | 1984-05-16 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
US4507158A (en) * | 1983-08-12 | 1985-03-26 | Hewlett-Packard Co. | Trench isolated transistors in semiconductor films |
US4522662A (en) * | 1983-08-12 | 1985-06-11 | Hewlett-Packard Company | CVD lateral epitaxial growth of silicon over insulators |
US4578142A (en) * | 1984-05-10 | 1986-03-25 | Rca Corporation | Method for growing monocrystalline silicon through mask layer |
US4640721A (en) * | 1984-06-06 | 1987-02-03 | Hitachi, Ltd. | Method of forming bipolar transistors with graft base regions |
JPS6146063A (ja) * | 1984-08-10 | 1986-03-06 | Hitachi Ltd | 半導体装置の製造方法 |
JPS6298770A (ja) * | 1985-10-25 | 1987-05-08 | Sony Corp | 半導体装置の製造方法 |
JPS6318673A (ja) * | 1986-07-11 | 1988-01-26 | Yamaha Corp | 半導体装置の製法 |
US4818713A (en) * | 1987-10-20 | 1989-04-04 | American Telephone And Telegraph Company, At&T Bell Laboratories | Techniques useful in fabricating semiconductor devices having submicron features |
-
1988
- 1988-07-14 US US07/219,020 patent/US5059544A/en not_active Expired - Fee Related
-
1989
- 1989-05-29 JP JP1132923A patent/JPH0695524B2/ja not_active Expired - Lifetime
- 1989-06-01 EP EP89109885A patent/EP0350610A3/en not_active Ceased
- 1989-06-02 CA CA000601601A patent/CA1311859C/en not_active Expired - Fee Related
- 1989-07-07 AR AR89314341A patent/AR247041A1/es active
- 1989-07-13 BR BR898903449A patent/BR8903449A/pt not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
CA1311859C (en) | 1992-12-22 |
BR8903449A (pt) | 1990-03-06 |
JPH0240923A (ja) | 1990-02-09 |
US5059544A (en) | 1991-10-22 |
EP0350610A2 (en) | 1990-01-17 |
EP0350610A3 (en) | 1990-08-08 |
JPH0695524B2 (ja) | 1994-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AR247041A1 (es) | Un metodo para fabricar un transistor bipolar y resultado obtenido con dicho metodo. | |
KR890016691A (ko) | 기생 트랜지스터가 동작하기 어려운 구조를 가진 반도체 장치 및 그 제조방법 | |
KR920015588A (ko) | 광 반도체장치 | |
FR2433833A1 (fr) | Semi-conducteur comportant des regions de silicium en forme de projections a profil particulier et son procede de fabrication | |
KR840005927A (ko) | 반도체 집적 회로 장치 및 그의 제조 방법 | |
KR890015353A (ko) | 도전율 변조 mos 반도체 전력 디바이스(himos) 및 그 제조방법 | |
KR890012359A (ko) | 반도체 장치 및 그 제조방법 | |
KR900008658A (ko) | 반도체 장치 | |
KR930022550A (ko) | 반도체장치의 제조방법 | |
KR840005930A (ko) | 반도체 장치(半導體裝置) | |
JPS6273760A (ja) | 半導体装置 | |
FR2363897A1 (fr) | Dispositif semi-conducteur monolithique comportant un moyen de protection contre les surtensions | |
KR860001488A (ko) | 바이폴러 트랜지스터와 iil이 있는 반도체 장치 | |
JPS51114881A (en) | Semiconductor device manufacturing method | |
KR840007313A (ko) | 매입저항(埋入抵抗)을 가진 반도체 집적회로(半導體集積回路) | |
JPS5745274A (en) | Semiconductor device | |
FR2257999A1 (en) | Integrated cct with low collector resistance transistor - has layer zone in semiconductor substrate both provided with layer zone of opposite conductivity | |
JPS5263080A (en) | Production of semiconductor integrated circuit device | |
JPS5812347A (ja) | 半導体ウエ−ハ | |
JPH0110938Y2 (es) | ||
FR2269788A1 (en) | Integrated semiconductor cct. for flip-flop - has two complementary transistors implanted in one zone of first conductivity | |
JPH05343692A (ja) | 縦型電界効果トランジスタ | |
KR950024328A (ko) | 바이폴라 트랜지스터 및 그의 제조방법 | |
JPS5591174A (en) | Insulated gate field effect transistor | |
KR890005883A (ko) | 반도체 장치의 제조방법 |