WO2015198911A1 - 半導体装置および半導体装置の製造方法 - Google Patents
半導体装置および半導体装置の製造方法 Download PDFInfo
- Publication number
- WO2015198911A1 WO2015198911A1 PCT/JP2015/067260 JP2015067260W WO2015198911A1 WO 2015198911 A1 WO2015198911 A1 WO 2015198911A1 JP 2015067260 W JP2015067260 W JP 2015067260W WO 2015198911 A1 WO2015198911 A1 WO 2015198911A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor chip
- sealing resin
- chip
- surface portion
- semiconductor device
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 228
- 238000000034 method Methods 0.000 title claims abstract description 43
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 33
- 229920005989 resin Polymers 0.000 claims abstract description 147
- 239000011347 resin Substances 0.000 claims abstract description 147
- 238000007789 sealing Methods 0.000 claims abstract description 141
- 238000005192 partition Methods 0.000 claims description 32
- 239000000463 material Substances 0.000 claims description 16
- 230000008569 process Effects 0.000 claims description 14
- 239000011800 void material Substances 0.000 claims description 10
- 230000015572 biosynthetic process Effects 0.000 claims 1
- 238000001035 drying Methods 0.000 abstract description 9
- 239000006082 mold release agent Substances 0.000 abstract description 8
- 230000001629 suppression Effects 0.000 abstract 1
- 239000003795 chemical substances by application Substances 0.000 description 46
- 230000004048 modification Effects 0.000 description 14
- 238000012986 modification Methods 0.000 description 14
- 238000005516 engineering process Methods 0.000 description 12
- 239000000758 substrate Substances 0.000 description 11
- 230000002093 peripheral effect Effects 0.000 description 4
- 230000008602 contraction Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 239000003822 epoxy resin Substances 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 229920001187 thermosetting polymer Polymers 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000000994 depressogenic effect Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 230000020169 heat generation Effects 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- 239000012188 paraffin wax Substances 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000000859 sublimation Methods 0.000 description 1
- 230000008022 sublimation Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L24/742—Apparatus for manufacturing bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/26175—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32057—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32057—Shape in side view
- H01L2224/32058—Shape in side view being non uniform along the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32057—Shape in side view
- H01L2224/32059—Shape in side view comprising protrusions or indentations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/83002—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a removable or sacrificial coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the layer connector during or after the bonding process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83104—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus by applying pressure, e.g. by injection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83862—Heat curing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06548—Conductive via connections through the substrate, container, or encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Definitions
- the present technology relates to a semiconductor device and a method for manufacturing the semiconductor device, and more particularly, to a semiconductor device and a method for manufacturing the semiconductor device that can suppress warping of the semiconductor device.
- a semiconductor chip mounted on a circuit board by a flip chip method is known.
- the circuit board and the semiconductor chip are electrically and mechanically connected via connection terminals called bumps.
- a sealing resin called an underfill material is filled between the circuit board and the semiconductor chip (gap).
- the underfill material is filled between the circuit board and the semiconductor chip using a capillary phenomenon. At that time, a fillet spreading out from the bottom is formed by an underfill material protruding from the outer peripheral portion of the semiconductor chip.
- the underfill material a thermosetting resin such as an epoxy resin is used. Therefore, the underfill material is injected and filled between the circuit board and the semiconductor chip in a liquid state, and then cured by heat treatment. At that time, the circuit board may be warped due to the stress accompanying thermal contraction of the portion of the underfill material that protrudes into the fillet shape. Also, when a reliability test such as a temperature cycle test is performed, the circuit board may be warped for the same reason.
- Patent Document 2 a technique for reducing warpage by using several types of sealing resins having different linear expansion coefficients has been proposed.
- Patent Document 3 Furthermore, a technique for reducing warpage by providing a groove on the lower substrate has been proposed (see Patent Document 3).
- the position where the sealing resin should be applied is originally the bump portion provided between the upper chip and the lower chip.
- the lower chip is uniformly applied to the upper surface portion, but the upper chip is also applied to the side surface portion in addition to the bottom surface portion. Between them, sealing resin adheres in a fillet shape. Then, when the fillet-like sealing resin is thermally contracted during curing, stress is generated between the sealing resin attached to the side surface portion of the upper chip and the sealing resin attached to the upper surface portion of the lower chip. There is a risk that the semiconductor device warps due to the stress and the chip breaks.
- a countermeasure is provided by providing a recessed portion for preventing the resin from protruding from the lower chip.
- the large recessed portion is provided, there is a risk of increasing the cost.
- the depression itself may cause a decrease in strength of the lower chip.
- the present technology has been made in view of such a situation, and in particular, enables a warp of a semiconductor device to be suppressed by a simple method.
- a semiconductor device includes an upper semiconductor chip, a lower semiconductor chip, a bump that connects the upper semiconductor chip and the lower semiconductor chip, a sealing resin that protects the bump, and the sealing resin In the fillet-like area that protrudes from the region where the bumps exist, and includes a gap formed between the side surface portion of the upper surface semiconductor chip and the upper surface portion of the lower semiconductor chip.
- the gap is a fillet-shaped range that protrudes from a region where the bump exists when the sealing resin is applied before applying the sealing resin, and a side surface portion of the upper surface semiconductor chip; After the partition plate is disposed at any position between the upper surface portion of the lower semiconductor chip, it can be formed by applying the sealing resin and then removing the partition plate. .
- the partition plate has a plate shape in which a release agent is applied to a portion in contact with the sealing resin, or a plate shape made of a material that evaporates or sublimes by heat when the sealing resin is dried. Can be.
- the gap may be formed between a side surface portion of the upper semiconductor chip and the fillet-shaped sealing resin.
- a mold release agent may be applied to a side surface portion of the upper semiconductor chip, and the gap is sealed by the mold release agent applied to the side surface portion of the upper semiconductor chip.
- the stop resin can be formed by releasing from the side surface of the upper semiconductor chip.
- the release agent may be applied to the upper surface portion in addition to the side surface portion of the upper semiconductor chip.
- the gap may be formed between the lower semiconductor chip and an upper surface portion outside the range facing the upper semiconductor chip and the fillet-shaped sealing resin.
- a release agent is applied to an upper surface portion of the lower semiconductor chip other than a range facing the upper semiconductor chip, and the gap is the lower semiconductor chip, facing the upper semiconductor chip.
- the fillet-shaped sealing resin is released from the upper surface portion other than the range facing the upper semiconductor chip by the release agent applied to the upper surface portion outside the range to be Can be formed.
- a plurality of the upper semiconductor chips may be stacked in a state of being connected by the bumps, and may be connected to the lower semiconductor chip through the bumps, and the gap is the presence of the bumps
- the sealing resin may be formed between the side surface portions of the plurality of stacked upper surface semiconductor chips and the upper surface portion of the lower semiconductor chip. it can.
- the gap may be connected to a lower semiconductor chip, and the gap is a fillet that protrudes from a region where the bump exists in each of the regions where the first configuration and the second configuration are not adjacent to each other.
- the sealing resin having a shape, either the side surface portion of the first configuration and the upper surface portion of the lower semiconductor chip, and the side surface portion of the second configuration, and the upper surface portion of the lower semiconductor chip It can be made to be formed either between.
- a method of manufacturing a semiconductor device includes an upper semiconductor chip, a lower semiconductor chip, a bump that connects the upper semiconductor chip and the lower semiconductor chip, a sealing resin that protects the bump, In a sealing resin, a fillet-shaped range that protrudes from a region where the bump exists, and a gap formed between any of a side surface portion of the upper surface semiconductor chip and an upper surface portion of the lower semiconductor chip;
- the method for manufacturing the semiconductor device includes: a process for forming the gap before the sealing resin is applied.
- the treatment for forming the gap is a fillet-like area that protrudes from a region where the bump exists when the sealing resin is applied, and includes a side surface portion of the upper surface semiconductor chip and the lower semiconductor.
- the partition plate is disposed at any position between the chip and the top surface of the chip. After the sealing resin is applied, the partition plate can be removed.
- the partition plate has a plate shape in which a release agent is applied to a portion in contact with the sealing resin, or a plate shape made of a material that evaporates or sublimes by heat when the sealing resin is dried. Can be.
- the treatment for forming the void may be a treatment for applying a release agent to the side surface of the upper semiconductor chip.
- the treatment for forming the voids may be a treatment of applying a release agent to the upper surface portion of the lower semiconductor chip and not facing the upper semiconductor chip.
- the semiconductor device includes an upper semiconductor chip and a lower semiconductor chip, wherein the upper semiconductor chip and the lower semiconductor chip are connected by a bump, and the bump is protected by a sealing resin.
- a void is formed between the side surface portion of the upper semiconductor chip and the upper surface portion of the lower semiconductor chip, which is a fillet-like area protruding from the region where the bumps exist.
- FIG. 4 is a flowchart illustrating a manufacturing process of the semiconductor device of FIGS. 2 and 3. It is a figure showing the 2nd modification of a semiconductor device to which this art is applied. 7 is a flowchart illustrating a manufacturing process of the semiconductor device of FIG. It is a figure showing the 3rd modification of a semiconductor device to which this art is applied. 10 is a flowchart for explaining a manufacturing process of the semiconductor device of FIG. 8.
- This technique is a technique for suppressing warpage of a semiconductor device. Before describing the configuration of the semiconductor device of the present technology, the configuration of a general semiconductor device will be described.
- the semiconductor device of FIG. 1 is obtained by mounting a semiconductor chip (upper chip 11) on a circuit board (lower chip 12) by a flip chip method.
- the circuit board (lower chip 12) and the semiconductor chip (upper chip 11) are electrically and mechanically connected via connection terminals called bumps 21.
- a sealing resin 31 called an underfill material is filled between the circuit board (lower chip 12) and the semiconductor chip (upper chip 11) (gap).
- the sealing resin 31 is filled between the circuit board (lower chip 12) and the semiconductor chip (upper chip 11) using a capillary phenomenon.
- a flared fillet is formed on the outer periphery of the semiconductor chip (upper chip 11) by the sealing resin 31 protruding from the outer periphery.
- the sealing resin 31 is made of a thermosetting resin such as an epoxy resin. Therefore, the sealing resin 31 is injected and filled between the circuit board (lower chip 12) and the semiconductor chip (upper chip 11) in a liquid state, and then cured by heat treatment.
- the semiconductor chip (upper chip 11) and the circuit board (lower chip 12) Both are warped. Further, when a reliability test such as a temperature cycle test is performed, the circuit board is warped for the same reason.
- FIG. 2 shows a configuration of a semiconductor device to which the present technology is applied.
- symbol are attached
- the semiconductor device in FIG. 2 is different from the semiconductor device in FIG. 1 in that a release agent 101 is applied to the side surface of the upper chip 11.
- the release agent 101 is, for example, a fluororesin that prevents the applied sealing resin 31 from adhering. Even if the sealing resin 31 is applied to the bumps 21 by applying the release agent 101 to the side surface portion of the upper chip 11 before the sealing resin 31 is applied, The sealing resin 31 does not adhere to the side surface portion 11, the sealing resin 31 and the release agent 101 are not in contact with each other, and the gap 111 is provided.
- release agent 101 it is not necessary to selectively apply the release agent 101 only to the side surface portion of the upper chip 11 in the manufacturing process.
- release agents 101-1 to 101-3 diluted with water or an organic solvent all at once to the upper chips 11-1 to 11-3 disposed on the upper chips 11-1 to 11-3.
- Can be simplified. 4 shows an example in which three upper chips 11-1 to 11-3 are arranged on the dicing table 121, the number may be larger than that.
- step S31 as shown in FIG. 2, the release agent is applied only to the side surface portion of the upper chip 11 arranged on the dicing table 121, or to the upper surface portion and the side surface portion as shown in FIGS. 101 is applied.
- step S32 the upper chip 11 is diced and cut individually.
- step S33 the upper chip 11 and the lower chip 12 are electrically and mechanically connected via the bumps 21.
- step S34 as shown in FIG. 2 or 3, the sealing resin 31 is applied to the upper surface portion of the lower chip 12, impregnated into the bumps 21 by capillary action, and further dried to form a fillet. Is cured.
- step S35 since the applied sealing resin 31 is prevented from adhering by the release agent 101 applied to the side surface portion of the upper chip 11, the side surface portion of the upper chip 11, the sealing resin 31, A gap 111 is formed between the two.
- the fillet-like portion formed on the lower chip 12 is the upper chip. Since the adhesion is prevented by the release agent 101 applied to the side surface portion of the eleventh side, the gap 111 is provided between the release agent 101 and the side surface portion of the upper chip 11. As a result, as described with reference to FIG. 1, since the generation of stress due to shrinkage accompanying the drying of the fillet-shaped sealing resin 31 is suppressed, warping of the upper chip 11 and the lower chip 12 is prevented. .
- the semiconductor device which applied the mold release agent 101 to the side part of the upper chip
- the configuration example has been described. However, as long as stress is not generated between the side surface portion of the upper chip 11 and the upper surface portion of the lower chip 12 due to the shrinkage of the fillet-shaped sealing resin 31, the gap 111 is formed in any of the sealing resins 31. What is necessary is just to be provided. Therefore, for example, as shown in FIG. 6, a release agent 101 is applied to the upper surface of the lower chip 12, and a gap 111 is formed between the bottom surface of the fillet-shaped sealing resin 31 and the upper surface of the lower chip 12. It may be configured to be provided.
- step S51 the mold release agent 101 is applied to the peripheral area on the lower chip 12 where the bumps 21 are provided and not opposed to the upper chip 11.
- step S52 the upper chip 11 and the lower chip 12 are electrically and mechanically connected via the bumps 21.
- step S53 the sealing resin 31 is applied on the release agent 101 on the upper surface of the lower chip 12, impregnated with the bumps 21, and further dried to be hardened into a fillet shape.
- step S54 since the applied sealing resin 31 is prevented from adhering by the release agent 101 applied to the upper surface portion of the lower chip 12, the upper surface of the lower chip 12 as shown in FIG. A gap 111 is formed between the area that is not opposed to the upper chip 11 and the sealing resin 31 that protrudes from the bump 21 into a fillet shape.
- the sealing resin 31 impregnated by the bumps 21 between the upper chip 11 and the lower chip 12 by the manufacturing process as described above the fillet-like portion formed on the lower chip 12 Since the adhesion is prevented by the release agent 101 applied to the upper surface portion of the lower chip 12, a gap 111 is provided between the release agent 101 and the fillet-like sealing resin 31.
- generation of stress due to shrinkage accompanying drying of the fillet-shaped sealing resin 31 is suppressed, and thus warpage of the upper chip 11 and the lower chip 12 is prevented. .
- the release agent 101 is applied to the entire surface (or only the portion that contacts the sealing resin 31) so as to cover the side surface of the upper chip 11.
- the sealing resin 31 is applied and cured.
- gap 111 by removing the partition plate 131 in the arrow direction in a figure.
- the partition plate 131 is formed of, for example, paraffin, and gradually increases as the sealing resin 31 is dried and cured.
- the void 111 may be formed by evaporation (or sublimation).
- step S71 a partition plate 131 on which the release agent 101 is applied to the entire surface (or only the portion in contact with the sealing resin 31) is provided on the side surface of the upper chip 11.
- step S72 the upper chip 11 and the lower chip 12 are electrically and mechanically connected via the bumps 21.
- step S73 the sealing resin 31 is applied on the release agent 101 on the upper surface portion of the lower chip 12, impregnated with the bumps 21, and further dried to be hardened into a fillet shape.
- step S74 the partition plate 131 is removed before the sealing resin 31 is completely cured. Thereby, as shown in FIG. 8, the applied sealing resin 31 forms a gap 111 between the side surface portion of the upper chip 11 and the sealing resin 31.
- the fillet-like portion that protrudes and is formed on the lower chip 12 is as follows.
- a gap 111 is provided between the side surfaces of the upper chip 11.
- the sealing resin 31 is applied between the lower chip 12 while the partition plate 131 is attached to the side surface portion of the upper chip 11 has been described.
- 21 may be provided on the upper surface portion around the periphery.
- the partition plate 131 is extracted in the horizontal direction in the drawing, and the gap 111 is provided between the fillet-shaped sealing resin 31 and the lower chip 12 as in the case shown in FIG. Become.
- the partition plate can suppress the stress generated by the shrinkage accompanying the hardening of the fillet-shaped sealing resin 31 formed between the side surface portion of the upper chip 11 and the upper surface portion of the lower chip 12.
- 131 may be provided. Therefore, for example, as shown in the upper part of FIG. 10, after the partition plate 131 is provided in a direction that forms a predetermined angle with respect to the direction of stress generated by the sealing resin 31 formed in a fillet shape, the sealing is performed. As shown in the lower part of FIG. 10, the gap 111 may be formed by applying the resin 31 and removing the partition plate 131 as shown in the lower part of FIG. 10.
- corner may be formed with respect to the direction where the stress accompanying the hardening by drying of the sealing resin 31 formed in the fillet shape was demonstrated.
- the gap 111 may be provided not only at one place but also at a plurality of places.
- the release agent 101 may be applied to the upper surface portion of the peripheral portion where the bumps 21 are provided, and the release agent 101 may be applied to the upper surface portion and the side surface portion of the upper chip 11.
- the release agent 101 is applied to the upper surface portion and the side surface portion of the upper chip 11, and the groove 151 is formed on the upper surface of the lower chip 12 around the bump 21.
- the sealing resin 31 that has been formed and could not completely impregnate the bumps 21 may flow into the grooves 151.
- the gap 111 is formed between the sealing resin 31 and the side surface portion of the upper chip 11, and the sealing resin 31 is not formed in a fillet shape.
- the stress generated between the upper surface of the chip 12 is suppressed, and as a result, the warpage of the upper chip 11 and the lower chip 12 is suppressed.
- the sealing resin 31 is applied so as to impregnate the lowermost bumps 21 of the multilayer substrate 171. By doing so, a gap 111 is formed between the periphery of the bump 21 on the upper surface of the lower chip 12 and the fillet-shaped sealing resin 31.
- the semiconductor device in the upper part of FIG. 13 has the same effect as that in the semiconductor device of FIG.
- the release agent 101 is applied to a region where the upper chip 11 is not stacked in the adjacent range, and the release agent 101 is applied to the upper surface portion and the side surface portion where the stacked substrate 171 is not adjacent to the upper chip 11. You may make it do.
- Such a configuration makes it possible to suppress the generation of stress as in the semiconductor device in the upper part of FIG. 13, as shown by the right end part in the middle part of FIG. Further, as shown by the left end portion in the middle portion of FIG. 13, it is possible to achieve the same effect as in the case of FIG. 2 or FIG.
- the left end part in the middle part of FIG. 13 is shown in the lower part of FIG. 13 by applying the release agent 31 to the upper surface part of the lower chip 12 and the area where the laminated substrate 171 is not adjacent, for example.
- the gap 111 can be formed between the upper surface portion of the lower chip 12 and the sealing resin 31, and the same effect as the semiconductor device in FIG. 6 can be obtained.
- the partition plate 131 may be removed to form the gap 111.
- the upper chip 11 on the left side in the drawing may be a stack of a plurality of upper chips 11 via bumps 21.
- the functions of the upper chip 11 and the laminated substrate 171 have various configurations such as a processor and a memory. May be used.
- a gap having a predetermined angle with respect to the direction in which stress is generated in the fillet-like sealing resin other than the side surface portion of the upper chip or the range facing the upper chip of the lower chip Therefore, the warpage of the upper chip and the lower chip is reduced, and the occurrence of cracks in the upper chip and the lower chip due to the warpage is suppressed, thereby realizing a more reliable semiconductor device. It becomes possible.
- the strength of the semiconductor device can be prevented from being lowered in order to suppress the warpage.
- each step described in the above flowchart can be executed by one device or can be shared by a plurality of devices.
- the plurality of processes included in the one step can be executed by being shared by a plurality of apparatuses in addition to being executed by one apparatus.
- this technique can also take the following structures.
- an upper semiconductor chip A lower semiconductor chip; Bumps connecting the upper semiconductor chip and the lower semiconductor chip, A sealing resin for protecting the bump; A gap formed in any one of the sealing resin in a fillet-like area that protrudes from the region where the bump exists, and between the side surface portion of the upper semiconductor chip and the upper surface portion of the lower semiconductor chip.
- a semiconductor device a semiconductor device.
- the gap is a fillet-like area that protrudes from a region where the bump exists when the sealing resin is applied before applying the sealing resin, and the side surface of the upper surface semiconductor chip. Formed by disposing the partition plate at any position between the portion and the upper surface portion of the lower semiconductor chip, applying the sealing resin, and then removing the partition plate.
- a semiconductor device (1) A semiconductor device according to 1. (3) The partition plate is made of a plate-like material in which a release agent is applied to a portion in contact with the sealing resin, or a material that evaporates or sublimates by heat when drying the sealing resin. The semiconductor device according to (2). (4) The semiconductor device according to (1), wherein the gap is formed between a side surface portion of the upper semiconductor chip and the fillet-shaped sealing resin. (5) A mold release agent is applied to the side surface of the upper semiconductor chip, The gap is formed by releasing the fillet-shaped sealing resin from the side surface of the upper semiconductor chip by a release agent applied to the side surface of the upper semiconductor chip. A semiconductor device according to 1.
- the gap is the lower semiconductor chip, and is formed between an upper surface portion other than a range facing the upper semiconductor chip and the fillet-shaped sealing resin.
- a release agent is applied to the upper surface portion of the lower semiconductor chip other than the range facing the upper semiconductor chip, The gap is the lower semiconductor chip, and the fillet-shaped sealing resin is the lower semiconductor chip by a release agent applied to an upper surface portion other than a range facing the upper semiconductor chip.
- a plurality of the upper semiconductor chips are stacked in a state of being connected by the bumps, and connected to the lower semiconductor chip via the bumps.
- the gap is either between a side surface portion of the plurality of stacked upper surface semiconductor chips and an upper surface portion of the lower semiconductor chip in the fillet-shaped sealing resin that protrudes from the region where the bump exists.
- the semiconductor device according to (1) which is formed.
- the first configuration in which a plurality of the upper semiconductor chips are stacked and the second configuration including the upper semiconductor chip different from the first configuration have the bumps at positions adjacent to each other.
- the gap is the first configuration and the second configuration of the first configuration in the fillet-shaped sealing resin that protrudes from the regions where the bumps exist in regions where the first configuration and the second configuration are not adjacent to each other.
- a method for manufacturing a semiconductor device including: A method for manufacturing a semiconductor device, wherein the treatment for forming the void is performed before the sealing resin is applied.
- the treatment for forming the gap is a fillet-shaped range that protrudes from a region where the bump exists when the sealing resin is applied, and a side surface portion of the upper surface semiconductor chip; It is a process of arranging a partition plate at any position between the upper surface portion of the lower semiconductor chip, The method for manufacturing a semiconductor device according to (11), wherein the partition plate is removed after the sealing resin is applied.
- the partition plate is a plate-like material in which a release agent is applied to a portion that contacts the sealing resin, or a material that evaporates or sublimates by heat when drying the sealing resin.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
Abstract
Description
本技術は、半導体装置の反りを抑制するための技術である。尚、本技術の半導体装置の構成を説明する前に、一般的な半導体装置の構成について説明する。
図2は、本技術を適用した半導体装置の構成を示している。尚、図1における構成と同一の機能を備えた構成については、同一の名称および符号を付しており、その説明は適宜省略するものとする。
以上においては、離型剤101を上チップ11の側面部にのみ塗布する例について説明してきたが、側面部に離型剤101が塗布されれば良いので、図3で示されるように、離型剤101は、上チップ11の側面部のみならず、上面部にも塗布されるようにしてもよい。
次に、図5のフローチャートを参照して、第1の製造処理について説明する。
以上においては、上チップ11の側面部に離型剤101を塗布し、封止樹脂31の付着を防止することで、フィレット状の封止樹脂31による応力の発生を抑制するようにした半導体装置の構成例について説明してきた。しかしながら、フィレット状の封止樹脂31の収縮により、上チップ11の側面部と、下チップ12の上面部との間に応力が発生しないようにする限り、空隙111は、封止樹脂31のいずれかに設けられればよい。そこで、例えば、図6で示されるように、離型剤101を下チップ12の上面に塗布し、フィレット状の封止樹脂31の底面部と、下チップ12の上面との間に空隙111が設けられるような構成にするようにしても良い。
次に、図7のフローチャートを参照して、図6の半導体装置の製造処理について説明する。
以上においては、上チップ11の側面部や、下チップ12の上面部に離型剤101を塗布することで、空隙111を形成する例について説明してきた。しかしながら、フィレット状の封止樹脂31が硬化する際の収縮による応力の発生を抑制できるように空隙111が形成されれば、その他の構成であってもよく、例えば、離型剤101が塗布された仕切り板をフィレット状の封止樹脂31のいずれかに設けて、封止樹脂31が硬化した後、取り除くようにすることで空隙111が形成されるようにしても良い。
次に、図9のフローチャートを参照して、図8の半導体装置の製造処理について説明する。
以上においては、フィレット状に形成された封止樹脂31の乾燥による硬化に伴った応力が発生する方向に対して所定の角を成すように空隙111を1カ所形成する例について説明してきた。しかしながら、応力が発生しないように空隙111が設けられればよいので、空隙111は、1カ所のみならず、複数箇所設けるようにしてもよく、例えば、図11で示されるように、下チップ12の上面部であって、バンプ21が設けられる周辺部に、離型剤101を塗布すると共に、上チップ11の上面部および側面部に離型剤101を塗布するようにしても良い。
以上においては、上チップ11の上面部および側面部に離型剤101を塗布し、さらに、下チップ12の上面部であって、バンプ21の周辺部に離型剤101を塗布する例について説明した。しかしながら、応力の発生が抑制できればよいので、封止樹脂31がフィレット状にならないようにすることで、応力の発生を抑制しても良い。
以上においては、下チップ12上に1枚の上チップ11が積層される例について説明してきたが、下チップ12上に複数のチップが積層される構成であっても、封止樹脂31の乾燥および硬化に伴った収縮により発生する応力を抑制できるように空隙111が形成されればよい。
(1) 上部半導体チップと、
下部半導体チップと、
前記上部半導体チップと前記下部半導体チップとを接続するバンプと、
前記バンプを保護する封止樹脂と、
前記封止樹脂における、前記バンプの存在する領域よりはみ出したフィレット状の範囲であって、前記上面半導体チップの側面部と、前記下部半導体チップの上面部との間のいずれかに形成された空隙と
を含む半導体装置。
(2) 前記空隙は、前記封止樹脂を塗布する前に、前記封止樹脂が塗布されたとき、前記バンプの存在する領域よりはみ出したフィレット状の範囲であって、前記上面半導体チップの側面部と、前記下部半導体チップの上面部との間のいずれかの位置に仕切り板を配置した後、前記封止樹脂を塗布し、その後、前記仕切り板を除去することで形成される
(1)に記載の半導体装置。
(3) 前記仕切り板は、前記封止樹脂と接触する部位に離型剤が塗布されている板状のもの、または、前記封止樹脂を乾燥する際の熱により蒸発、または昇華する材質よりなる板状のものである
(2)に記載の半導体装置。
(4) 前記空隙は、前記上部半導体チップの側面部と、前記フィレット状の前記封止樹脂との間に形成される
(1)に記載の半導体装置。
(5) 前記上部半導体チップの側面部には、離型剤が塗布されており、
前記空隙は、前記上部半導体チップの側面部に塗布された離型剤により、前記フィレット状の前記封止樹脂が、前記上部半導体チップの側面部より離型されることで形成される
(4)に記載の半導体装置。
(6) 前記離型剤は、前記上部半導体チップの側面部に加えて、上面部にも塗布されている
(5)に記載の半導体装置。
(7) 前記空隙は、前記下部半導体チップであって、前記上部半導体チップと対向する範囲以外の上面部と、前記フィレット状の前記封止樹脂との間に形成される
(1)に記載の半導体装置。
(8) 前記下部半導体チップであって、前記上部半導体チップと対向する範囲以外の上面部には、離型剤が塗布されており、
前記空隙は、前記下部半導体チップであって、前記上部半導体チップと対向する範囲以外の上面部に塗布された離型剤により、前記フィレット状の前記封止樹脂が、前記下部半導体チップであって、前記上部半導体チップと対向する範囲以外の上面部より離型されることで形成される
(7)に記載の半導体装置。
(9) 前記上部半導体チップは、複数枚数が、前記バンプにより接続された状態で積層されて、前記バンプを介して前記下部半導体チップと接続され、
前記空隙は、前記バンプの存在する領域よりはみ出したフィレット状の前記封止樹脂における、積層された複数の前記上面半導体チップの側面部と、前記下部半導体チップの上面部との間のいずれかに形成される
(1)に記載の半導体装置。
(10) 複数枚数の前記上部半導体チップが積層された第1の構成と、前記第1の構成とは異なる前記上部半導体チップからなる第2の構成とが、隣接する位置に、それぞれ前記バンプを介して前記下部半導体チップと接続され、
前記空隙は、前記第1の構成と、前記第2の構成とが、隣接しない領域の、それぞれの前記バンプの存在する領域よりはみ出したフィレット状の前記封止樹脂における、前記第1の構成の側面部と、前記下部半導体チップの上面部との間のいずれか、および前記第2の構成の側面部と、前記下部半導体チップの上面部との間のいずれかに形成される
(1)に記載の半導体装置。
(11) 上部半導体チップと、
下部半導体チップと、
前記上部半導体チップと前記下部半導体チップとを接続するバンプと、
前記バンプを保護する封止樹脂と、
前記封止樹脂における、前記バンプの存在する領域よりはみ出したフィレット状の範囲であって、前記上面半導体チップの側面部と、前記下部半導体チップの上面部との間のいずれかに形成された空隙と
を含む半導体装置の製造方法であって、
前記空隙を形成するための処理が、前記封止樹脂が塗布される前に施される
半導体装置の製造方法。
(12) 前記空隙を形成するための前記処理は、前記封止樹脂が塗布されたとき、前記バンプの存在する領域よりはみ出したフィレット状の範囲であって、前記上面半導体チップの側面部と、前記下部半導体チップの上面部との間のいずれかの位置に仕切り板を配置する処理であり、
前記封止樹脂が塗布された後、前記仕切り板が除去される
(11)に記載の半導体装置の製造方法。
(13) 前記仕切り板は、前記封止樹脂と接触する部位に離型剤が塗布されている板状のもの、または、前記封止樹脂を乾燥する際の熱により蒸発、または昇華する材質よりなる板状のものである
(12)に記載の半導体装置の製造方法。
(14) 前記空隙を形成するための前記処理は、前記上部半導体チップの側面部に離型剤を塗布する処理である
(11)に記載の半導体装置の製造方法。
(15) 前記空隙を形成するための前記処理は、前記下部半導体チップの上面部であって、前記上部半導体チップと対向しない範囲に離型剤を塗布する処理である
(11)に記載の半導体装置の製造方法。
Claims (15)
- 上部半導体チップと、
下部半導体チップと、
前記上部半導体チップと前記下部半導体チップとを接続するバンプと、
前記バンプを保護する封止樹脂と、
前記封止樹脂における、前記バンプの存在する領域よりはみ出したフィレット状の範囲であって、前記上面半導体チップの側面部と、前記下部半導体チップの上面部との間のいずれかに形成された空隙と
を含む半導体装置。 - 前記空隙は、前記封止樹脂を塗布する前に、前記封止樹脂が塗布されたとき、前記バンプの存在する領域よりはみ出したフィレット状の範囲であって、前記上面半導体チップの側面部と、前記下部半導体チップの上面部との間のいずれかの位置に仕切り板を配置した後、前記封止樹脂を塗布し、その後、前記仕切り板を除去することで形成される
請求項1に記載の半導体装置。 - 前記仕切り板は、前記封止樹脂と接触する部位に離型剤が塗布されている板状のもの、または、前記封止樹脂を乾燥する際の熱により蒸発、または昇華する材質よりなる板状のものである
請求項2に記載の半導体装置。 - 前記空隙は、前記上部半導体チップの側面部と、前記フィレット状の前記封止樹脂との間に形成される
請求項1に記載の半導体装置。 - 前記上部半導体チップの側面部には、離型剤が塗布されており、
前記空隙は、前記上部半導体チップの側面部に塗布された離型剤により、前記フィレット状の前記封止樹脂が、前記上部半導体チップの側面部より離型されることで形成される
請求項4に記載の半導体装置。 - 前記離型剤は、前記上部半導体チップの側面部に加えて、上面部にも塗布されている
請求項5に記載の半導体装置。 - 前記空隙は、前記下部半導体チップであって、前記上部半導体チップと対向する範囲以外の上面部と、前記フィレット状の前記封止樹脂との間に形成される
請求項1に記載の半導体装置。 - 前記下部半導体チップであって、前記上部半導体チップと対向する範囲以外の上面部には、離型剤が塗布されており、
前記空隙は、前記下部半導体チップであって、前記上部半導体チップと対向する範囲以外の上面部に塗布された離型剤により、前記フィレット状の前記封止樹脂が、前記下部半導体チップであって、前記上部半導体チップと対向する範囲以外の上面部より離型されることで形成される
請求項7に記載の半導体装置。 - 前記上部半導体チップは、複数枚数が、前記バンプにより接続された状態で積層されて、前記バンプを介して前記下部半導体チップと接続され、
前記空隙は、前記バンプの存在する領域よりはみ出したフィレット状の前記封止樹脂における、積層された複数の前記上面半導体チップの側面部と、前記下部半導体チップの上面部との間のいずれかに形成される
請求項1に記載の半導体装置。 - 複数枚数の前記上部半導体チップが積層された第1の構成と、前記第1の構成とは異なる前記上部半導体チップからなる第2の構成とが、隣接する位置に、それぞれ前記バンプを介して前記下部半導体チップと接続され、
前記空隙は、前記第1の構成と、前記第2の構成とが、隣接しない領域の、それぞれの前記バンプの存在する領域よりはみ出したフィレット状の前記封止樹脂における、前記第1の構成の側面部と、前記下部半導体チップの上面部との間のいずれか、および前記第2の構成の側面部と、前記下部半導体チップの上面部との間のいずれかに形成される
請求項1に記載の半導体装置。 - 上部半導体チップと、
下部半導体チップと、
前記上部半導体チップと前記下部半導体チップとを接続するバンプと、
前記バンプを保護する封止樹脂と、
前記封止樹脂における、前記バンプの存在する領域よりはみ出したフィレット状の範囲であって、前記上面半導体チップの側面部と、前記下部半導体チップの上面部との間のいずれかに形成された空隙と
を含む半導体装置の製造方法であって、
前記空隙を形成するための処理が、前記封止樹脂が塗布される前に施される
半導体装置の製造方法。 - 前記空隙を形成するための前記処理は、前記封止樹脂が塗布されたとき、前記バンプの存在する領域よりはみ出したフィレット状の範囲であって、前記上面半導体チップの側面部と、前記下部半導体チップの上面部との間のいずれかの位置に仕切り板を配置する処理であり、
前記封止樹脂が塗布された後、前記仕切り板が除去される
請求項11に記載の半導体装置の製造方法。 - 前記仕切り板は、前記封止樹脂と接触する部位に離型剤が塗布されている板状のもの、または、前記封止樹脂を乾燥する際の熱により蒸発、または昇華する材質よりなる板状のものである
請求項12に記載の半導体装置の製造方法。 - 前記空隙を形成するための前記処理は、前記上部半導体チップの側面部に離型剤を塗布する処理である
請求項11に記載の半導体装置の製造方法。 - 前記空隙を形成するための前記処理は、前記下部半導体チップの上面部であって、前記上部半導体チップと対向しない範囲に離型剤を塗布する処理である
請求項11に記載の半導体装置の製造方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016529356A JP6694599B2 (ja) | 2014-06-26 | 2015-06-16 | 半導体装置および半導体装置の製造方法 |
US15/316,206 US10553457B2 (en) | 2014-06-26 | 2015-06-16 | Semiconductor device to suppress warpage of the semiconductor device |
CN201580032469.6A CN106415826A (zh) | 2014-06-26 | 2015-06-16 | 半导体器件和制造半导体器件的方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014131747 | 2014-06-26 | ||
JP2014-131747 | 2014-06-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015198911A1 true WO2015198911A1 (ja) | 2015-12-30 |
Family
ID=54938001
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2015/067260 WO2015198911A1 (ja) | 2014-06-26 | 2015-06-16 | 半導体装置および半導体装置の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10553457B2 (ja) |
JP (1) | JP6694599B2 (ja) |
CN (1) | CN106415826A (ja) |
WO (1) | WO2015198911A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017175427A (ja) * | 2016-03-24 | 2017-09-28 | 京セラ株式会社 | 弾性表面波装置 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10014234B2 (en) | 2016-12-02 | 2018-07-03 | Globalfoundries Inc. | Semiconductor device comprising a die seal including long via lines |
FR3094561B1 (fr) * | 2019-03-25 | 2022-08-26 | Commissariat Energie Atomique | Procédé de fabrication d’une structure |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0766242A (ja) * | 1993-08-20 | 1995-03-10 | Internatl Business Mach Corp <Ibm> | 電子素子アセンブリおよび再加工方法 |
JPH09172110A (ja) * | 1995-12-21 | 1997-06-30 | Toshiba Corp | 半導体装置 |
JP2003092312A (ja) * | 2001-01-11 | 2003-03-28 | Hitachi Ltd | 電子装置及び光伝送モジュール |
JP2005302750A (ja) * | 2004-04-06 | 2005-10-27 | Fujitsu Ltd | 超音波フリップチップ実装方法 |
JP2009026791A (ja) * | 2007-07-17 | 2009-02-05 | Denso Corp | モールドパッケージおよびその製造方法 |
JP2010050308A (ja) * | 2008-08-22 | 2010-03-04 | Casio Hitachi Mobile Communications Co Ltd | 電子部品の接着方法、回路基板、及び電子機器 |
JP2011119381A (ja) * | 2009-12-02 | 2011-06-16 | Nec Corp | 半導体装置の実装構造及び実装方法 |
JP2012028443A (ja) * | 2010-07-21 | 2012-02-09 | Denso Corp | 半導体装置および半導体装置の製造方法 |
JP2012238704A (ja) * | 2011-05-11 | 2012-12-06 | Hitachi Chem Co Ltd | 半導体装置の製造方法、接着剤層付き半導体ウェハの製造方法、半導体素子付き半導体ウェハの製造方法、及び半導体ウェハ積層体の製造方法 |
JP2014091744A (ja) * | 2012-10-31 | 2014-05-19 | 3M Innovative Properties Co | アンダーフィル組成物、半導体装置およびその製造方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5864178A (en) | 1995-01-12 | 1999-01-26 | Kabushiki Kaisha Toshiba | Semiconductor device with improved encapsulating resin |
US6570245B1 (en) * | 2000-03-09 | 2003-05-27 | Intel Corporation | Stress shield for microelectronic dice |
US6635971B2 (en) | 2001-01-11 | 2003-10-21 | Hitachi, Ltd. | Electronic device and optical transmission module |
JP2003100960A (ja) * | 2001-09-19 | 2003-04-04 | Keihin Corp | Bgaパッケージ実装構造とその製造方法 |
US7646095B2 (en) * | 2003-09-30 | 2010-01-12 | Panasonic Corporation | Semiconductor device |
DE112005003634T5 (de) * | 2005-08-04 | 2008-06-12 | Infineon Technologies Ag | Ein integrierter Schaltungsbaustein und ein Verfahren zum Ausbilden eines integrierten Schaltungsbausteins |
WO2008050635A1 (fr) * | 2006-10-19 | 2008-05-02 | Panasonic Corporation | Structure de montage d'élément semiconducteur et procédé de montage d'élément semiconducteur |
JP2009070898A (ja) * | 2007-09-11 | 2009-04-02 | Nec Corp | 部品実装用基板、電子装置及び部品実装方法 |
JP5208205B2 (ja) * | 2008-04-18 | 2013-06-12 | パナソニック株式会社 | フリップチップ実装方法とフリップチップ実装装置およびそれに使用されるツール保護シート |
CN102047404B (zh) * | 2008-12-16 | 2013-07-10 | 松下电器产业株式会社 | 半导体装置和倒装芯片安装方法及倒装芯片安装装置 |
JP5891605B2 (ja) * | 2011-05-11 | 2016-03-23 | 日立化成株式会社 | 半導体装置の製造方法、及び半導体ウェハ積層体の製造方法 |
TW201250873A (en) | 2011-05-11 | 2012-12-16 | Hitachi Chemical Co Ltd | Manufacturing method of semiconductor apparatus, manufacturing method of semiconductor wafer with semiconductor device, manufacturing method of semiconductor wafer with adhesive layer and manufacturing method of semiconductor wafer laminate |
JP2013138177A (ja) * | 2011-11-28 | 2013-07-11 | Elpida Memory Inc | 半導体装置の製造方法 |
-
2015
- 2015-06-16 WO PCT/JP2015/067260 patent/WO2015198911A1/ja active Application Filing
- 2015-06-16 CN CN201580032469.6A patent/CN106415826A/zh active Pending
- 2015-06-16 US US15/316,206 patent/US10553457B2/en active Active
- 2015-06-16 JP JP2016529356A patent/JP6694599B2/ja not_active Expired - Fee Related
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0766242A (ja) * | 1993-08-20 | 1995-03-10 | Internatl Business Mach Corp <Ibm> | 電子素子アセンブリおよび再加工方法 |
JPH09172110A (ja) * | 1995-12-21 | 1997-06-30 | Toshiba Corp | 半導体装置 |
JP2003092312A (ja) * | 2001-01-11 | 2003-03-28 | Hitachi Ltd | 電子装置及び光伝送モジュール |
JP2005302750A (ja) * | 2004-04-06 | 2005-10-27 | Fujitsu Ltd | 超音波フリップチップ実装方法 |
JP2009026791A (ja) * | 2007-07-17 | 2009-02-05 | Denso Corp | モールドパッケージおよびその製造方法 |
JP2010050308A (ja) * | 2008-08-22 | 2010-03-04 | Casio Hitachi Mobile Communications Co Ltd | 電子部品の接着方法、回路基板、及び電子機器 |
JP2011119381A (ja) * | 2009-12-02 | 2011-06-16 | Nec Corp | 半導体装置の実装構造及び実装方法 |
JP2012028443A (ja) * | 2010-07-21 | 2012-02-09 | Denso Corp | 半導体装置および半導体装置の製造方法 |
JP2012238704A (ja) * | 2011-05-11 | 2012-12-06 | Hitachi Chem Co Ltd | 半導体装置の製造方法、接着剤層付き半導体ウェハの製造方法、半導体素子付き半導体ウェハの製造方法、及び半導体ウェハ積層体の製造方法 |
JP2014091744A (ja) * | 2012-10-31 | 2014-05-19 | 3M Innovative Properties Co | アンダーフィル組成物、半導体装置およびその製造方法 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017175427A (ja) * | 2016-03-24 | 2017-09-28 | 京セラ株式会社 | 弾性表面波装置 |
Also Published As
Publication number | Publication date |
---|---|
US20170162404A1 (en) | 2017-06-08 |
CN106415826A (zh) | 2017-02-15 |
US10553457B2 (en) | 2020-02-04 |
JPWO2015198911A1 (ja) | 2017-04-20 |
JP6694599B2 (ja) | 2020-05-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI641086B (zh) | 晶片封裝結構及其製造方法 | |
US9373559B2 (en) | Low-stress dual underfill packaging | |
JP2013239660A5 (ja) | ||
WO2015198911A1 (ja) | 半導体装置および半導体装置の製造方法 | |
JP2013239660A (ja) | 半導体装置及びその製造方法 | |
US20110316150A1 (en) | Semiconductor package and method for manufacturing semiconductor package | |
JP2016115711A (ja) | 半導体パッケージ及びその製造方法 | |
JP4939002B2 (ja) | 半導体装置および半導体装置集合体 | |
US9275879B1 (en) | Multi-chip module with rework capability | |
TWI567888B (zh) | 封裝結構及其製法 | |
US20110285026A1 (en) | Process For Improving Package Warpage and Connection Reliability Through Use Of A Backside Mold Configuration (BSMC) | |
KR102511999B1 (ko) | 전자 소자 및 이의 제조 방법 | |
US20130119540A1 (en) | Semiconductor package and method for manufacturing the same | |
KR102494332B1 (ko) | 전자소자 패키지 | |
JP2012146769A (ja) | 半導体装置およびその製造方法 | |
US20160007467A1 (en) | Package structure and manufacturing method thereof | |
JP2020061449A5 (ja) | ||
JP2008300669A (ja) | 半導体パッケージ及び配線基板 | |
TWI488275B (zh) | 半導體封裝件之製法 | |
KR20130015685A (ko) | 반도체 패키지 및 이의 제조 방법 | |
JP2010212724A (ja) | 半導体装置 | |
US11270894B2 (en) | Manufacturing method for semiconductor package with cantilever pads | |
JP6403542B2 (ja) | 半導体装置 | |
TWI557844B (zh) | 封裝結構及其製法 | |
KR20070052044A (ko) | 두께 편차를 갖는 보호층이 형성된 배선기판을 이용한반도체 패키지 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15812591 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2016529356 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15316206 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15812591 Country of ref document: EP Kind code of ref document: A1 |