WO2011070892A1 - Dispositif à semi-conducteurs et son procédé de fabrication - Google Patents

Dispositif à semi-conducteurs et son procédé de fabrication Download PDF

Info

Publication number
WO2011070892A1
WO2011070892A1 PCT/JP2010/070254 JP2010070254W WO2011070892A1 WO 2011070892 A1 WO2011070892 A1 WO 2011070892A1 JP 2010070254 W JP2010070254 W JP 2010070254W WO 2011070892 A1 WO2011070892 A1 WO 2011070892A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
insulating layer
oxide semiconductor
forming
semiconductor layer
Prior art date
Application number
PCT/JP2010/070254
Other languages
English (en)
Inventor
Shunpei Yamazaki
Original Assignee
Semiconductor Energy Laboratory Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co., Ltd. filed Critical Semiconductor Energy Laboratory Co., Ltd.
Priority to KR1020137020034A priority Critical patent/KR101511076B1/ko
Publication of WO2011070892A1 publication Critical patent/WO2011070892A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/3003—Hydrogenation or deuterisation, e.g. using atomic hydrogen from a plasma
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/38—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions
    • H01L21/385—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO

Definitions

  • the present invention relates to a semiconductor device which includes a circuit including at least a semiconductor element such as a transistor as an element, and a manufacturing method thereof.
  • the present invention relates to an electronic device in which a power device mounted in a power circuit; a semiconductor integrated circuit including a memory, a thyristor, a converter, an image sensor, or the like; an electro-optical device typified by a liquid crystal display panel; or a light-emitting display device including an organic light-emitting element is included as a part.
  • a semiconductor device means any device which can function by utilizing semiconductor characteristics
  • an electro-optical device, a semiconductor circuit, and an electronic device are all semiconductor devices.
  • Transistors formed over a glass substrate or the like have been manufactured using amorphous silicon, polycrystalline silicon, or the like, as typically seen in liquid crystal display devices. Although transistors manufactured using amorphous silicon have low field-effect mobility, they have an advantage of being able to use larger glass substrates. Further, although transistors manufactured using polycrystalline silicon have high field-effect mobility, they have a disadvantage of not being suitable for large glass substrates.
  • Patent Document 2 disclose a technique in which a transistor is manufactured using zinc oxide or an In-Ga-Zn-O-based oxide semiconductor as an oxide semiconductor and such a transistor is used as a switching element or the like in a pixel of a display device.
  • Patent Document 1 Japanese Published Patent Application No. 2007-123861
  • Patent Document 2 Japanese Published Patent Application No. 2007-96055 DISCLOSURE OF INVENTION
  • the field-effect mobility of a transistor manufactured using a conventional oxide semiconductor is 10 cm 2 /Vs to 20 cm 2 /Vs.
  • the field-effect mobility of a transistor manufactured using an oxide semiconductor is ten times or more as large as that of a transistor manufactured using amorphous silicon. Therefore, the transistor manufactured using an oxide semiconductor can provide a performance sufficient as a pixel switching element even in a large-sized display device.
  • An object of an embodiment of the present invention is to enable the manufacture of a transistor having a desirably high field-effect mobility through formation of an oxide semiconductor layer having improved characteristics as well as enabling the increase in size of the substrate and also to put a large-sized display device, a high-performance semiconductor device, or the like into practical use.
  • a feature of an embodiment of the present invention is, in a transistor using an oxide semiconductor layer for a channel formation region, that an insulating layer in contact with the oxide semiconductor layer and an insulating layer including hydrogen in contact with the insulating layer are stacked; and hydrogen in the insulating layer including hydrogen is supplied to at least one of an interface between a gate insulating layer and the oxide semiconductor layer, the oxide semiconductor layer, and the interface between the oxide semiconductor layer and the insulating layer, whereby characteristics of the transistor are improved.
  • Another embodiment of the present invention is a manufacturing method of a semiconductor device, including the steps of forming a gate electrode layer over a substrate having an insulating surface; forming a gate insulating layer over the gate electrode layer; forming an oxide semiconductor layer over the gate insulating layer; forming a source electrode layer and a drain electrode layer over the oxide semiconductor layer; forming an insulating layer over the oxide semiconductor layer, the source electrode layer, and the drain electrode layer; forming an insulating layer including hydrogen over the insulating layer; and after forming the insulating layer including hydrogen, performing heat treatment so that hydrogen in the insulating layer including hydrogen is supplied to at least the oxide semiconductor layer.
  • Another embodiment of the present invention is a manufacturing method of a semiconductor device including a step of, after forming the insulating layer, forming a back gate electrode over the insulating layer and in a region overlapping with the gate electrode layer.
  • Another embodiment of the present invention is a manufacturing method of a semiconductor device, including the steps of forming a gate electrode layer over a substrate having an insulating surface; forming a gate insulating layer over the gate electrode layer; forming an oxide semiconductor layer over the gate insulating layer; forming an insulating layer functioning as a channel protective layer over part of the oxide semiconductor layer; forming a source electrode layer and a drain electrode layer over the oxide semiconductor layer and the insulating layer; forming an insulating layer including hydrogen over the insulating layer, the source electrode layer, and the drain electrode layer; and after forming the insulating layer including hydrogen, performing heat treatment so that hydrogen in the insulating layer including hydrogen is supplied to at least the oxide semiconductor layer.
  • Another embodiment of the present invention is a manufacturing method of a semiconductor device, including the steps of forming an oxide semiconductor layer over a substrate having an insulating surface; forming a source electrode layer and a drain electrode layer over the oxide semiconductor layer; forming an insulating layer functioning as a gate insulating layer over the oxide semiconductor layer, the source electrode layer, and the drain electrode layer; forming a gate electrode layer over the insulating layer; forming an insulating layer including hydrogen over the insulating layer and the gate electrode layer; and after forming the insulating layer including hydrogen, performing heat treatment so that hydrogen in the insulating layer including hydrogen is supplied to at least the oxide semiconductor layer.
  • a feature of an embodiment of the present invention is, in a transistor using an oxide semiconductor layer for a channel formation region, that characteristics of the transistor are improved by the steps of, after reducing the hydrogen concentration of the oxide semiconductor layer, forming an insulating layer including oxygen in contact with the oxide semiconductor layer; after performing heat treatment to oxidize an oxygen vacancy portion in the oxide semiconductor layer so that an i-type (intrinsic) or substantially i-type oxide semiconductor layer is formed, forming an insulating layer including hydrogen over the insulating layer including oxygen; and supplying hydrogen in the insulating layer including hydrogen to at least one of an interface between a gate insulating layer and the oxide semiconductor layer, the oxide semiconductor layer, and an interface between the oxide semiconductor layer and the insulating layer including oxygen.
  • i-type semiconductor means a semiconductor having a carrier density lower than 1 x 10 12 cm -3 , preferably lower than 1.45 x 10 10 cm -3 .
  • Another embodiment of the present invention is a manufacturing method of a semiconductor device, including the steps of forming a gate electrode layer over a substrate having an insulating surface; forming a gate insulating layer over the gate electrode layer; forming an oxide semiconductor layer over the gate insulating layer; after forming the oxide semiconductor layer, performing first heat treatment so that a hydrogen concentration of the oxide semiconductor layer is reduced; forming a source electrode layer and a drain electrode layer over the oxide semiconductor layer; forming an insulating layer including oxygen over the oxide semiconductor layer, the source electrode layer, and the drain electrode layer; after forming the insulating layer including oxygen, performing second heat treatment so that oxygen is supplied to the oxide semiconductor layer; forming an insulating layer including hydrogen over the insulating layer including oxygen; and after forming the insulating layer including hydrogen, performing third heat treatment so that hydrogen in the insulating layer including hydrogen is supplied to at least the oxide semiconductor layer.
  • Another embodiment of the present invention is a manufacturing method of a semiconductor device including a step of, after forming the insulating layer including oxygen, forming a back gate electrode over the insulating layer including oxygen and in a region overlapping with the gate electrode layer.
  • Another embodiment of the present invention is a manufacturing method of a semiconductor device, including the steps of forming a gate electrode layer over a substrate having an insulating surface; forming a gate insulating layer over the gate electrode layer; forming an oxide semiconductor layer over the gate insulating layer; after forming the oxide semiconductor layer, performing first heat treatment so that a hydrogen concentration of the oxide semiconductor layer is reduced; forming an insulating layer including oxygen functioning as a channel protective layer over part of the oxide semiconductor layer; after forming the insulating layer including oxygen, performing second heat treatment so that oxygen is supplied to the oxide semiconductor layer; forming a source electrode layer and a drain electrode layer over the oxide semiconductor layer and the insulating layer including oxygen; forming an insulating layer including hydrogen over the insulating layer including oxygen, the source electrode layer, and the drain electrode layer; and after forming the insulating layer including hydrogen, performing third heat treatment so that hydrogen in the insulating layer including hydrogen is supplied to at least the oxide semiconductor layer.
  • Another embodiment of the present invention is a manufacturing method of a semiconductor device, including the steps of forming an oxide semiconductor layer over a substrate having an insulating surface; after forming the oxide semiconductor layer, performing first heat treatment so that a hydrogen concentration of the oxide semiconductor layer is reduced; forming a source electrode layer and a drain electrode layer over the oxide semiconductor layer; forming an insulating layer including oxygen functioning as a gate insulating layer over the oxide semiconductor layer, the source electrode layer, and the drain electrode layer; after forming the insulating layer including oxygen, performing second heat treatment so that oxygen is supplied to the oxide semiconductor layer; forming a gate electrode layer over the insulating layer including oxygen; forming an insulating layer including hydrogen over the insulating layer including oxygen and the gate electrode layer; and after forming the insulating layer including hydrogen, performing third heat treatment so that hydrogen in the insulating layer including hydrogen is supplied to at least the oxide semiconductor layer.
  • Heat treatment at a temperature higher than or equal to 150 °C and lower than or equal to 450 °C, preferably higher than or equal to 250 °C and lower than or equal to 440 °C performed after formation of the insulating layer including hydrogen over the insulating layer including oxygen in contact with the oxide semiconductor layer enables supply of hydrogen in the insulating layer including hydrogen to at least one of the interface between the gate insulating layer and the oxide semiconductor layer, the oxide semiconductor layer, and the interface between the oxide semiconductor layer and the insulating layer including oxygen. Further, with the supplied hydrogen, a defect or a dangling bond included in the oxide semiconductor layer can be terminated. As a result, on-state current and field-effect mobility of the transistor can be increased.
  • the heat treatment is used as the heat treatment.
  • the RTA method a method using a lamp light source or a method in which heat treatment is performed in a short time while a substrate is moved in a heated gas can be employed. With the use of the RTA method, it is also possible to make the time needed for heat treatment shorter than 0.1 hours.
  • the insulating layer including oxygen is preferably a silicon oxide layer or a silicon oxynitride layer formed by a sputtering method or a CVD method, and it is particularly preferable to use a silicon oxide layer formed by a sputtering method.
  • the insulating layer including hydrogen is preferably a silicon nitride layer, a silicon nitride oxide layer, an aluminum nitride layer, or an aluminum nitride oxide layer formed by a sputtering method or a CVD method.
  • a silicon nitride layer or a silicon nitride oxide layer formed by a CVD method using at least silane and a gas including nitrogen (typically, a nitrogen gas, an ammonia gas, or the like) as a source gas is preferably used.
  • an aluminum nitride layer or an aluminum nitride oxide layer formed by a CVD method using at least aluminum hydride and a gas including nitrogen as a source gas is preferable because they include a comparatively large number of hydrogen atoms.
  • the insulating layer including hydrogen refers to an insulating layer that includes many hydrogen atoms as compared to the insulating layer in contact with the oxide semiconductor layer.
  • the hydrogen concentration of the insulating layer including hydrogen is higher than or
  • 21 3 22 3 equal to 1 x 10 atoms/cm , preferably higher than or equal to 1 x 10 atoms/cm , and further preferably higher than or equal to 1 x 10 " atoms/cm .
  • the oxide semiconductor layer is a metal oxide, and can be formed using an
  • In-Sn-Ga-Zn-O-based material which is a four-component metal oxide; an In-Ga-Zn-O-based material, an In-Sn-Zn-O-based material, an In-Al-Zn-O-based material, a Sn-Ga-Zn-O-based material, an Al-Ga-Zn-O-based material, or a Sn-Al-Zn-O-based material which are three-component metal oxides; an In-Zn-O-based material, a Sn-Zn-O-based material, an Al-Zn-O-based material, a Zn-Mg-O-based material, a Sn-Mg-O-based material, or an In-Mg-O-based material which are two-component metal oxides; or an In-O-based material, a Sn-O-based material, a Sn-O-based material, a
  • a material represented by In 0 3 (ZnO) m (m > 0) can be used.
  • M represents one or more metal elements selected from Ga, Al, Mn, and Co.
  • M can be Ga, Ga and Al, Ga and Mn, Ga and Co, or the like.
  • M represents one or more elements selected from elements of Group 13 such as gallium (Ga), aluminum (Al), and boron (B).
  • Ga gallium
  • Al aluminum
  • B boron
  • the contents of In and Zn are not zero.
  • the above-described expression includes In-Ga-Zn-O, In-Zn-O, and the like.
  • the oxide semiconductor layer can have an amorphous structure or a structure in which a crystalline region is included in an amorphous region.
  • the oxide semiconductor layer has an amorphous structure, characteristic variation among a plurality of elements can be reduced. Further, when the oxide semiconductor layer has a structure in which a crystalline region is included in an amorphous region, a transistor having high field-effect mobility and large on-state current can be obtained.
  • first heat treatment is performed in an atmosphere which includes little hydrogen and moisture (a nitrogen atmosphere, an oxygen atmosphere, a dry-air atmosphere (e.g., as for moisture, the dew point is -40 °C or lower, preferably -50 °C or lower), or the like) at a temperature higher than or equal to 400 °C and lower than or equal to 750 °C, preferably higher than or equal to 400 °C and lower than the strain point of the substrate, so that the hydrogen concentration of the oxide semiconductor layer is reduced.
  • a nitrogen atmosphere, an oxygen atmosphere, a dry-air atmosphere e.g., as for moisture, the dew point is -40 °C or lower, preferably -50 °C or lower
  • an insulating layer including oxygen in contact with the oxide semiconductor layer is formed, and then second heat treatment is performed in an inert gas atmosphere or an oxygen gas atmosphere (preferably at a temperature higher than or equal to 200 °C and lower than or equal to 450 °C, and for example at a temperature higher than or equal to 250 °C and lower than or equal to 350 °C), so that oxygen is supplied to an oxygen vacancy of the oxide semiconductor layer.
  • an i-type (intrinsic) or substantially i-type semiconductor layer is formed.
  • an insulating layer including hydrogen is formed over the insulating layer including oxygen.
  • third heat treatment is performed at a temperature higher than or equal to 150 °C and lower than or equal to 450 °C, preferably higher than or equal to 250 °C and lower than or equal to 440 °C, whereby hydrogen in the insulating layer including hydrogen is supplied to at least one of the interface between the gate insulating layer and the oxide semiconductor layer, the oxide semiconductor layer, and the interface between the oxide semiconductor layer and the insulating layer including oxygen.
  • the hydrogen terminates a defect or a dangling bond included in the oxide semiconductor layer. In this manner, transistor characteristics can be improved.
  • an impurity such as moisture or hydrogen included in the oxide semiconductor layer is reduced, so that the oxide semiconductor layer can be purified to become an i-type (intrinsic) or substantially i-type semiconductor layer.
  • the hydrogen concentration of the i-type (intrinsic) or substantially i-type oxide is reduced, so that the oxide semiconductor layer can be purified to become an i-type (intrinsic) or substantially i-type semiconductor layer.
  • the semiconductor layer is 1 x 10 cm or lower, preferably 1 x 10 cm or lower, and further preferably substantially 0 according to the measurement using secondary ion mass spectroscopy (SIMS).
  • the carrier density of the i-type (intrinsic) or substantially i-type oxide semiconductor is lower than 1 x 10 12 cm -3 , preferably lower than 1.45 x 10 10 cm -3 according to the Hall effect measurement or capacitance- voltage measurement (CV measurement). That is, the carrier density of the oxide semiconductor layer is nearly zero.
  • the band gap of the i-type (intrinsic) or substantially i-type oxide semiconductor is 2 eV or larger, preferably 2.5 eV or larger, and further preferably 3 eV or larger.
  • off-state current in the state where voltage between a gate electrode layer and a source electrode layer is approximately 0, that is, leakage current of the transistor is much smaller than that of a transistor including silicon having crystallinity.
  • off-state current refers to, in the case of an n-channel transistor for example, a current between the source and the drain when the gate-source voltage is -5 V.
  • Another embodiment of the present invention is a semiconductor device including a gate electrode layer over a substrate having an insulating surface; a gate insulating layer over the gate electrode layer; an oxide semiconductor layer over the gate insulating layer; a source electrode layer and a drain electrode layer over the oxide semiconductor layer; an insulating layer including oxygen in contact with the oxide semiconductor layer; and an insulating layer including hydrogen in contact with the insulating layer including oxygen.
  • the transistor may be a bottom-gate transistor, a top-gate transistor, or a bottom-contact transistor.
  • the bottom-gate transistor includes a gate electrode layer over a substrate, a gate insulating layer over the gate electrode layer, an oxide semiconductor layer which overlaps with the gate electrode layer over the gate insulating layer, and a source electrode layer and a drain electrode layer over the oxide semiconductor layer.
  • the top-gate transistor includes an oxide semiconductor layer over a substrate, a gate insulating layer over the oxide semiconductor layer, a gate electrode layer which overlaps with the oxide semiconductor layer over the gate insulating layer, and a source electrode layer and a drain electrode layer.
  • the bottom-contact transistor includes a gate electrode layer over a substrate, a gate insulating layer over the gate electrode layer, a source electrode layer and a drain electrode layer over the gate insulating layer, and an oxide semiconductor layer which is over the source electrode layer and the drain electrode layer and overlaps with the gate electrode layer with the gate insulating layer positioned therebetween.
  • On-state current and field-effect mobility of the transistor can be improved. Further, off-state current is reduced and on-state current is increased, so that on/off ratio of the transistor can be increased. With the use of such a transistor, a large-sized display device, a high-performance semiconductor device, and the like can be realized.
  • FIG. 1 is a cross-sectional view illustrating an embodiment of the present invention
  • FIGS. 2 A to 2C are cross-sectional process views illustrating an embodiment of the present invention.
  • FIGS. 3Ato 3C are cross-sectional process views illustrating an embodiment of the present invention.
  • FIGS. 4Ato 4C are cross-sectional process views illustrating an embodiment of the present invention.
  • FIG. 5 is a cross-sectional view illustrating an embodiment of the present invention.
  • FIGS. 6A to 6D are cross-sectional process views illustrating an embodiment of the present invention.
  • FIGS. 7A to 7D are cross-sectional process views illustrating an embodiment of the present invention.
  • FIGS. 8A and 8B are a top view and a cross-sectional view, respectively, illustrating an embodiment of the present invention.
  • FIGS. 9 A and 9B are a top view and a cross-sectional view, respectively, illustrating an embodiment of the present invention.
  • FIG. 10 is a cross-sectional view illustrating an embodiment of the present 12 2010/070254
  • FIGS. HA to HE illustrate examples of electronic devices
  • FIG. 12 illustrates an example of an electronic device. BEST MODE FOR CARRYING OUT THE INVENTION
  • the present invention can be applied to manufacture any kind of semiconductor devices including microprocessors, integrated circuits such as image processing circuits, RF tags, and semiconductor display devices.
  • a semiconductor device means any device which can function by utilizing semiconductor characteristics, and a semiconductor display device, a semiconductor circuit, and an electronic device are all included in the category of the semiconductor device.
  • the semiconductor display devices include the following in its category: liquid crystal display devices, light-emitting devices in which a light-emitting element typified by an organic light-emitting element (OLED) is provided for each pixel, electronic paper, digital micromirror devices (DMDs), plasma display panels (PDPs), field emission displays (FEDs), and other semiconductor display devices in which a circuit element including a semiconductor element is included in a driver circuit.
  • OLED organic light-emitting element
  • a gate electrode layer 101a is formed over a substrate 100, and a gate insulating layer 102 is formed over the gate electrode layer 101a.
  • An oxide semiconductor layer 106a is formed over the gate insulating layer 102, and a source or drain electrode layer 108a and a source or drain electrode layer 108b are formed over the oxide semiconductor layer 106a.
  • An insulating layer 112 including oxygen is formed over the source or drain electrode layer 108a, the source or drain electrode layer 108b, and the oxide semiconductor layer 106a. The insulating layer 112 including oxygen is in contact with a back channel of the oxide semiconductor layer 106a.
  • An insulating layer 116 including hydrogen is formed in contact with the insulating layer 112 including oxygen.
  • An interlayer insulating layer 118 functioning as a planarization film may be formed over the insulating layer 116 including hydrogen.
  • the transistor 150 described in this embodiment has a feature of including the insulating layer 112 including oxygen in contact with the oxide semiconductor layer 106a and the insulating layer 116 including hydrogen in contact with the insulating layer 112 including oxygen.
  • the substrate 100 needs to have at least heat resistance high enough to withstand heat treatment to be performed later.
  • a glass substrate manufactured by a fusion process or a float process can be used as the substrate 100.
  • a glass substrate whose strain point is higher than or equal to 730 °C is preferably used.
  • a substrate of a glass material such as aluminosilicate glass, aluminoborosilicate glass, or barium borosilicate glass is used, for example.
  • barium oxide (BaO) barium oxide
  • a glass substrate that is heat-resistant and of more practical use can be obtained. Therefore, a glass substrate containing BaO and B2O3 so that the amount of BaO is larger than that of B 2 0 3 is preferably used.
  • a substrate formed of an insulator such as a ceramic substrate, a quartz substrate, or a sapphire substrate may be used instead of the above glass substrate.
  • crystallized glass or the like can be used.
  • a metal substrate such as a stainless-steel alloy substrate, having a surface provided with an insulating layer, may also be applied.
  • a substrate formed from a flexible synthetic resin such as plastic
  • a plastic substrate include polyester typified by polyethylene terephthalate (PET), polyethersulfone (PES), polyethylene naphthalate (PEN), polycarbonate (PC), polyetheretherketone (PEEK), polysulfone (PSF), polyetherimide (PEI), polyarylate (PAR), polybutylene terephthalate (PBT), polyimide, acrylonitrile-butadiene-styrene resin, polyvinyl chloride, polypropylene, polyvinyl acetate, acrylic resin, and the like.
  • PET polyethylene terephthalate
  • PES polyethersulfone
  • PEN polyethylene naphthalate
  • PC polycarbonate
  • PEEK polyetheretherketone
  • PSF polysulfone
  • PEI polyetherimide
  • PAR polyarylate
  • PBT polybutylene terephthalate
  • polyimide acrylonitrile-buta
  • the gate electrode layer 101a can be formed to have a single-layer structure or a stacked structure using a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, neodymium, or scandium; a conductive layer of an alloy material which contains any of these metal materials as its main component; or a nitride which contains any of these metals.
  • a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, neodymium, or scandium
  • a conductive layer of an alloy material which contains any of these metal materials as its main component or a nitride which contains any of these metals.
  • aluminum or copper can also be used as such a metal material if it can withstand the temperature of heat treatment to be performed in a later process.
  • Aluminum or copper is preferably used in combination with a refractory metal material so as to prevent problems of heat resistance and corrosion.
  • a two-layer structure in which a molybdenum layer is stacked over an aluminum layer a two-layer structure in which a molybdenum layer is stacked over a copper layer, a two-layer structure in which a titanium nitride layer or a tantalum nitride layer is stacked over a copper layer, or a two-layer structure in which a titanium nitride layer and a molybdenum layer are stacked is preferably used.
  • a stacked structure including an aluminum layer, an alloy layer of aluminum and silicon, an alloy layer of aluminum and titanium, or an alloy layer of aluminum and neodymium as a middle layer and also including any of a tungsten layer, a tungsten nitride layer, a titanium nitride layer, and a titanium layer as a top layer and a bottom layer, is preferably used.
  • a light-transmitting oxide conductive layer of indium oxide, an alloy of indium oxide and tin oxide, an alloy of indium oxide and zinc oxide, zinc oxide, zinc aluminum oxide, zinc aluminum oxynitride, zinc gallium oxide, or the like may be used as the gate electrode layer 101a, whereby the aperture ratio of a pixel portion in a display device can be increased.
  • the thickness of the gate electrode layer 101a is 10 nm to 400 nm, preferably 100 nm to 200 nm.
  • the gate insulating layer 102 can be formed to have a single-layer structure or a stacked structure including a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, a silicon nitride oxide layer, an aluminum oxide layer, an aluminum nitride layer, an aluminum oxynitride layer, an aluminum nitride oxide layer, or a tantalum oxide layer.
  • the thickness of the gate insulating layer 102 is not particularly limited but, for example, can be larger than or equal to 10 nm and less than or equal to 500 nm.
  • the gate insulating layer 102 may be formed using a high-k material such as hafnium silicate (HfSi(3 ⁇ 4), hafnium silicate to which nitrogen is added (HfSi x O y N Z ), hafnium aluminate to which nitrogen is added (HfA1 ⁇ 0 y N z ), hafnium oxide, or yttrium oxide, whereby gate leakage can be reduced.
  • a stacked structure in which a high-k material and one or more of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, a silicon nitride oxide layer, and an aluminum oxide layer are stacked can be used.
  • a dense and high-quality insulating layer having high withstand voltage which is formed by a high-density plasma CVD method with the use of microwaves (2.45 GHz), as the gate insulating layer 102 because the interface state between the oxide semiconductor layer 106a and the gate insulating layer 102 can be reduced and favorable interface properties can be obtained.
  • the gate insulating layer 102 may have a structure in which an insulating layer 16 0 070254
  • the insulating layer having a high barrier property for example, a silicon nitride layer, a silicon nitride oxide layer, an aluminum nitride layer, an aluminum nitride oxide layer, or the like can be given, for example.
  • the insulating layer having a barrier property When the insulating layer having a barrier property is used, impurities in an atmosphere, such as moisture or hydrogen, or impurities included in the substrate, such as an alkali metal or a heavy metal, can be prevented from entering the gate insulating layer 102, the oxide semiconductor layer 106a, the interface between the oxide semiconductor layer 106a and another insulating layer, or the vicinity thereof.
  • the insulating layer having a low content of nitrogen such as a silicon oxide layer or a silicon oxynitride layer is formed in contact with the oxide semiconductor layer 106a
  • the insulating layer formed using a material having a high barrier property can be prevented from being directly in contact with the oxide semiconductor layer.
  • the oxide semiconductor layer 106a is a metal oxide, and can be formed using an In-Sn-Ga-Zn-O-based material which is a four-component metal oxide; an In-Ga-Zn-O-based material, an In-Sn-Zn-O-based material, an In-Al-Zn-O-based material, a Sn-Ga-Zn-O-based material, an Al-Ga-Zn-O-based material, or a Sn-Al-Zn-O-based material which are three-component metal oxides; an In-Zn-O-based material, a Sn-Zn-O-based material, an Al-Zn-O-based material, a Zn-Mg-O-based material, a Sn-Mg-O-based material, or an In-Mg-O-based material which are two-component metal oxides; or an In-O-based material, a Sn-O-based material, a Zn-O-based material,
  • a material represented by In 0 3 (ZnO) m (m > 0) can be used.
  • M represents one or more metal elements selected from Ga, Al, Mn, and Co.
  • M can be Ga, Ga and Al, Ga and Mn, Ga and Co, or the like.
  • M represents one or more elements selected from elements of Group 13 such as gallium (Ga), aluminum (Al), and boron (B).
  • Ga gallium
  • Al aluminum
  • B boron
  • the contents of In and Zn are not zero.
  • the above-described expression includes In-Ga-Zn-O, In-Zn-O, and the like.
  • the oxide semiconductor layer 106a can have an amorphous structure containing no crystalline component or a structure in which a crystalline region is included in an amorphous region.
  • the structure in which a crystalline region is included in an amorphous region includes a crystalline region having a crystal grain size greater than or equal to 1 nm and less than or equal to 20 nm (typically, greater than or equal to 2 nm and less than or equal to 4 nm) in an amorphous region.
  • characteristic variation among a plurality of elements can be reduced.
  • the source or drain electrode layer 108a and the source or drain electrode layer 108b are formed using a metal element selected from aluminum, chromium, copper, tantalum, titanium, molybdenum, tungsten, and yttrium; an alloy containing any of these metal elements as a component; an alloy containing these metal elements in combination; or the like.
  • one or more metal elements selected from manganese, magnesium, zirconium, and beryllium can be used.
  • the source or drain electrode layer 108a and the source or drain electrode layer 108b can have a single-layer structure or a stacked structure of two or more layers.
  • the source or drain electrode layer 108a and the source or drain electrode layer 108b can have a single-layer structure of an aluminum layer containing silicon; a two-layer structure in which a titanium layer is stacked over an aluminum layer; a two-layer structure in which a titanium layer is stacked over a tungsten layer; or a three-layer structure in which a titanium layer, an aluminum layer, and a titanium layer are stacked in this order.
  • a layer which contains aluminum and one or more elements selected from titanium, tantalum, tungsten, molybdenum, chromium, neodymium, and scandium may be used.
  • An alloy layer or a nitride layer of such a layer may be used.
  • the source or drain electrode layer 108a and the source or drain electrode layer 108b can be formed using a light-transmitting conductive layer such as an indium tin oxide layer, an indium oxide layer containing tungsten oxide, an indium zinc oxide layer containing tungsten oxide, an indium oxide layer containing titanium oxide, an indium tin oxide layer containing titanium oxide, an indium zinc oxide layer, or an indium tin oxide layer to which silicon oxide is added. It is also possible to employ a stacked structure of the above-described light-transmitting conductive layer and the above-described metal element.
  • the insulating layer 112 including oxygen is formed using an insulating layer including oxygen, such as a silicon oxide layer or a silicon oxynitride layer. It is preferable to form the insulating layer 112 including oxygen by a sputtering method or a CVD method, and is particularly preferable to form a silicon oxide layer by a sputtering method as the insulating layer 112 including oxygen.
  • the insulating layer 116 including hydrogen is formed using an insulating layer including hydrogen, such as a silicon nitride layer, a silicon nitride oxide layer, an aluminum nitride layer, an aluminum nitride oxide layer, or the like.
  • the hydrogen concentration of the insulating layer 116 including hydrogen is higher than or equal to 1 x 10 atoms/cm , preferably higher than or equal to 1 x 10 " atoms/cm , and further preferably higher than or equal to 1 x 10 23 atoms/cm 3 .
  • the insulating layer 116 including hydrogen is preferably formed by a sputtering method or a CVD method.
  • hydrogen in the insulating layer 116 including hydrogen is diffused into or supplied to at least the oxide semiconductor layer 106a and terminates a defect or a dangling bond included in at least one of the oxide semiconductor layer 106a, an interface between the gate insulating layer 102 and the oxide semiconductor layer 106a, and the interface between the oxide semiconductor layer 106a and the insulating layer 112 including oxygen.
  • defects in the oxide semiconductor layer 106a are reduced.
  • on-state current and field-effect mobility of the transistor are increased.
  • a transistor having high field-effect mobility and large on-state current can be realized. Further, a transistor having small off-state current, high field-effect mobility, and large on-state current can be realized.
  • FIGS. 2A to 2C a manufacturing method of the transistor 150, which is an example of the structure of a semiconductor device, will be described with reference to FIGS. 2A to 2C, FIGS. 3A to 3C, and FIGS. 4A to 4C.
  • a conductive layer 101 is formed over a substrate 100 (see FIG. 2A).
  • any substrate can be used for the substrate 100 as long as it is a substrate having an insulating surface, and a glass substrate can be used, for example. Further, it is preferable that the glass substrate be a non-alkali glass substrate.
  • a glass material such as aluminosilicate glass, aluminoborosilicate glass, barium borosilicate glass, or the like is used, for example.
  • an insulating substrate formed using an insulator such as a ceramic substrate, a quartz substrate, or a sapphire substrate, a semiconductor substrate which is formed using a semiconductor material such as silicon and whose 20 10 070254
  • a conductive substrate which is formed using a conductor such as metal or stainless steel and whose surface is covered with an insulating material can be used.
  • a substrate formed from a flexible synthetic resin such as plastic
  • a plastic substrate include polyester typified by polyethylene terephthalate (PET), polyethersulfone (PES), polyethylene naphthalate (PEN), polycarbonate (PC), polyetheretherketone (PEEK), polysulfone (PSF), polyetherimide (PEI), polyarylate (PAR), polybutylene terephthalate (PBT), polyimide, acrylonitrile-butadiene-styrene resin, polyvinyl chloride, polypropylene, polyvinyl acetate, acrylic resin, and the like.
  • PET polyethylene terephthalate
  • PES polyethersulfone
  • PEN polyethylene naphthalate
  • PC polycarbonate
  • PEEK polyetheretherketone
  • PSF polysulfone
  • PEI polyetherimide
  • PAR polyarylate
  • PBT polybutylene terephthalate
  • polyimide acrylonitrile-buta
  • the conductive layer 101 can be formed using a PVD method such as a sputtering method, or a CVD method such as a plasma CVD method.
  • the conductive layer 101 can be formed using an element selected from aluminum, chromium, copper, tantalum, titanium, molybdenum, and tungsten, an alloy including any of these elements as a component, or the like.
  • a material including one or more of manganese, magnesium, zirconium, and beryllium may be used.
  • a material including aluminum and one or more of elements selected from titanium, tantalum, tungsten, molybdenum, chromium, neodymium, and scandium may be used.
  • the conductive layer 101 may be formed using a conductive metal oxide.
  • a conductive metal oxide indium oxide (ln 2 0 3 ), tin oxide (Sn0 2 ), zinc oxide (ZnO), an indium oxide-tin oxide alloy (In 2 0 3 -Sn0 2 , which is abbreviated to ITO in some cases), an indium oxide-zinc oxide alloy (In 2 0 3 -ZnO), or any of these metal oxide materials in which silicon or silicon oxide is included can be used.
  • the conductive layer 101 may have a single-layer structure or a stacked structure of two or more layers.
  • heat treatment at a relatively high temperature is performed after formation of the 21 2010/070254
  • the conductive layer 101 is preferably formed using a material having high heat resistance.
  • a material having high heat resistance titanium, tantalum, tungsten, molybdenum, and the like can be given, for example.
  • Polysilicon whose conductivity is increased by addition of an impurity element, or the like can also be used.
  • the conductive layer 101 is selectively etched to form a gate electrode layer 101a, and a gate insulating layer 102 covering the gate electrode layer 101a is formed (see FIG. 2B).
  • ultraviolet light KrF laser light, or ArF laser light is preferably used.
  • extreme ultraviolet light whose wavelength is several nanometers to several tens of nanometers, which is extremely short.
  • Light exposure using extreme ultraviolet light has a feature of high resolution and large depth of focus and, therefore, is appropriate for miniaturization.
  • the gate insulating layer 102 can be formed using a CVD method, a sputtering method, or the like.
  • the gate insulating layer 102 is preferably formed so as to include silicon oxide, silicon nitride, silicon oxynitride, silicon nitride oxide, aluminum oxide, hafnium oxide, tantalum oxide, or the like.
  • the gate insulating layer 102 may have either a single-layer structure or a stacked structure.
  • the thickness of the gate insulating layer 102 is not particularly limited but, for example, can be larger than or equal to 10 nm and less than or equal to 500 nm.
  • the gate insulating layer 102 may be formed using a high-k material such as hafnium silicate (HfSiO x ), hafnium silicate to which nitrogen is added (HfSi ⁇ O y N Z/ ), hafnium aluminate to which nitrogen is added (HfAl x O y N r ), hafnium oxide, or yttrium oxide, whereby gate leakage can be reduced.
  • a stacked structure in which a high-k material and one or more of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, a silicon nitride oxide layer, and an aluminum oxide layer are stacked can be used.
  • the gate insulating layer 102 is preferably formed so as to include as few hydrogen or water as possible.
  • the gate insulating layer 102 be formed in a state where moisture remaining in the treatment chamber is removed.
  • an entrapment vacuum pump such as a cryopump, an ion pump, or a titanium sublimation pump is preferably used.
  • a turbo pump provided with a cold trap may be used in order to remove moisture remaining in the treatment chamber. From the treatment chamber evacuated with a cryopump or the like, hydrogen, water, or the like is sufficiently removed; thus, the concentration of an impurity in the gate insulating layer 102 can be reduced.
  • a high-density plasma CVD method using a microwave is favorable because the high-quality gate insulating layer 102 which is dense and has high withstand voltage can be formed.
  • a close contact between an oxide semiconductor layer and a high-quality gate insulating layer reduces interface states and produces desirable interface characteristics. It is particularly preferable to use a high-density plasma apparatus which can realize a plasma density higher than or equal to 1 x 10 n /cm 3 .
  • the gate insulating layer 102 When the gate insulating layer 102 is formed, it is desirable to use a high-purity gas in which an impurity such as hydrogen or water is reduced so that the concentration thereof is decreased to approximately a value expressed in the unit "ppm" (preferably,
  • an oxide semiconductor layer 106 is formed over the gate insulating layer 102 (see FIG. 2C).
  • the oxide semiconductor layer 106 can be formed using an In-Sn-Ga-Zn-O-based material which is a four-component metal oxide; an In-Ga-Zn-O-based material, an In-Sn-Zn-O-based material, an In-Al-Zn-O-based material, a Sn-Ga-Zn-O-based material, an Al-Ga-Zn-O-based material, or a Sn-Al-Zn-O-based material which are three-component metal oxides; an In-Zn-O-based material, a Sn-Zn-O-based material, an Al-Zn-O-based material, a Zn-Mg-O-based material, a Sn-Mg-O-based material, or an In-Mg-O-based material which are two-component metal oxides; or an In-O-based material, a Sn-O-based material, a Zn-O-based material, or the like which are one-com
  • an In-Ga-Zn-O-based oxide semiconductor material has sufficiently high resistance when there is no electric field and thus off-state current can be sufficiently small.
  • the In-Ga-Zn-O-based oxide semiconductor material is suitable for a semiconductor material used in a semiconductor device.
  • In-Ga-Zn-O-based oxide semiconductor material one represented by InGa0 3 (ZnO) m (m>0) is given.
  • M denotes one or more of metal elements selected from gallium (Ga), aluminum (AT), iron (Fe), nickel (Ni), manganese (Mn), cobalt (Co), and the like.
  • M may be Ga, Ga and Al, Ga and Fe, Ga and Ni, Ga and Mn, Ga and Co, or the like. Note that the above-described compositions are derived from the crystal structures that the oxide semiconductor material can have and are only examples.
  • an amorphous oxide semiconductor layer is formed by a sputtering method using a target for depositing an
  • an oxide semiconductor contained in the target for depositing an oxide semiconductor has a relative density of 80 % or more, preferably 95 % or more, and further preferably 99.9 % or more.
  • the oxide semiconductor layer 106 can be formed dense.
  • the atmosphere in which the oxide semiconductor layer 106 is formed is preferably a rare gas (typically, argon) atmosphere, an oxygen atmosphere, or a mixed atmosphere of a rare gas (typically, argon) and oxygen.
  • a high-purity gas atmosphere for example, from which an impurity such as hydrogen, water, a hydroxyl group, or hydride is removed so that the concentration thereof is decreased to approximately a value expressed in the unit "ppm" (preferably, "ppb").
  • the substrate is held in a treatment chamber that is maintained at reduced pressure and the substrate temperature is set to a temperature higher than or equal to 100 °C and lower than or equal to 600 °C, preferably higher than or equal to 200 °C and lower than or equal to 400 °C. Then, a sputtering gas from which hydrogen and water are removed is introduced into the treatment chamber while moisture remaining in the treatment chamber is removed, and the above-described target for depositing an oxide semiconductor is used; thus, the oxide semiconductor layer 106 is formed.
  • impurities contained in the oxide semiconductor layer 106 can be reduced. In addition, damage by sputtering can be reduced.
  • an entrapment vacuum pump is preferably used.
  • a cryopump, an ion pump, a titanium sublimation pump, or the like can be used.
  • a turbo pump provided with a cold trap may be used. Since hydrogen, water, or the like is removed from the treatment chamber which is evacuated with the cryopump, the concentration of impurities in the oxide semiconductor layer 106 can be reduced.
  • the deposition conditions of the oxide semiconductor layer 106 are as follows: the distance between the substrate and the target for depositing an oxide semiconductor is 170 mm, the pressure is 0.4 Pa, the direct-current (DC) power is 0.5 kW, and the atmosphere is an oxygen atmosphere (the proportion of oxygen is 100 %), an argon atmosphere (the proportion of argon is 100 ), or a mixed atmosphere of oxygen and argon.
  • the use of a pulse direct-current (DC) power supply is preferable because powder substances (also referred to as particles or dust) generated at the time of deposition can be reduced and the film thickness can be made uniform.
  • the thickness of the oxide semiconductor layer 106 is greater than or equal to 2 nm and less than or equal to 200 nm, and preferably greater than or equal to 5 nm and less than or equal to 30 nm. Note that the appropriate thickness varies depending on the material of the oxide semiconductor, the usage, or the like, and thus the thickness of the oxide semiconductor layer 106 may be determined as appropriate depending on the material, the usage, or the like.
  • the reverse sputtering is a method in which ions collide with a processing surface so that the surface is modified, in contrast to normal sputtering in which ions collide with a sputtering target.
  • An example of the method for making ions collide with a processing surface is a method in which high-frequency voltage is applied to the processing surface side in an argon atmosphere so that plasma is generated in the vicinity of a substrate. Note that an atmosphere of nitrogen, helium, oxygen, or the like may be used instead of an argon atmosphere.
  • the oxide semiconductor layer 106 is processed into an island-shaped oxide semiconductor layer 106a by using a method such as etching using a mask (see FIG. 3 A).
  • the island-shaped oxide semiconductor layer 106a is formed in a region overlapping with the gate electrode layer 101a.
  • etching the oxide semiconductor layer either dry etching or wet etching may be employed. It is needless to say that dry etching and wet etching can be used in combination.
  • the etching conditions e.g., an etching gas or an etchant, etching time, and temperature
  • etching conditions e.g., the amount of electric power applied to a coiled electrode, the amount of electric power applied to an electrode on the substrate side, and the electrode temperature on the substrate side
  • etching conditions e.g., the amount of electric power applied to a coiled electrode, the amount of electric power applied to an electrode on the substrate side, and the electrode temperature on the substrate side
  • An example of an etching gas which can be used for dry etching is a gas containing chlorine (a chlorine-based gas such as chlorine (Cl 2 ), boron chloride (BC1 3 ), silicon tetrachloride (SiCl 4 ), or carbon tetrachloride (CC1 4 )).
  • a chlorine-based gas such as chlorine (Cl 2 ), boron chloride (BC1 3 ), silicon tetrachloride (SiCl 4 ), or carbon tetrachloride (CC1 4 )
  • a gas containing fluorine a fluorine-based gas such as carbon tetrafluoride (CF 4 ), sulfur hexafluoride (SF 6 ), nitrogen trifluoride (NF 3 ), or trifluoromethane (CHF 3 )), hydrogen bromide (HBr), oxygen (0 2 ), any of these gases to which a rare gas such as helium (He) or argon (Ar) is added, or the like may be used.
  • An example of an etchant which can be used for wet etching includes a mixed solution of phosphoric acid, acetic acid, and nitric acid, or the like.
  • An etchant such as ITO07N (produced by KANTO CHEMICAL CO., INC.) may also be used.
  • heat treatment is preferably performed on the oxide semiconductor layer 106a.
  • Excessive hydrogen (including water and a hydroxyl group) in the oxide semiconductor layer 106a can be removed by this first heat treatment, whereby the structure of the oxide semiconductor layer can be ordered and defects in the oxide semiconductor layer 106a can be reduced.
  • the temperature of the first heat treatment is, for example, higher than or equal to 400 °C and lower than or equal to 750 °C, or higher than or equal to 400 °C and lower than or equal to the strain point of the substrate. Note that in the case where the amount of hydrogen contained in the oxide semiconductor layer 106a is sufficiently small right after the deposition, the heat treatment is not needed.
  • the heat treatment can be performed in such a way that, for example, the substrate 100 is introduced into an electric furnace in which a resistance heating element or the like is used and heated at 450 °C under a nitrogen atmosphere for an hour. During the heat treatment, the oxide semiconductor layer 106a is not exposed to the air, in order to prevent entry of water and hydrogen.
  • the heat treatment apparatus is not limited to an electric furnace; the heat treatment apparatus can be an apparatus that heats an object using thermal conduction or thermal radiation from a medium such as a heated gas or the like.
  • an RTA (rapid thermal annealing) apparatus such as a GRTA (gas rapid thermal annealing) apparatus or an LRTA (lamp rapid thermal annealing) apparatus can be used.
  • An LRTA apparatus is an apparatus for heating a process object by radiation of light (an 28 JP2010/070254
  • a GRTA apparatus is an apparatus for heat treatment using a high-temperature gas.
  • the gas an inert gas which does not react with a process object by heat treatment, such as nitrogen or a rare gas such as argon is used.
  • a GRTA process may be performed in the following manner.
  • the substrate is put in an inert gas atmosphere which has been heated to a high temperature of 650 °C to 700 °C, heated for several minutes, and taken out of the inert gas atmosphere.
  • the GRTA process enables a high-temperature heat treatment in a short time.
  • the GRTA process can be employed even when the temperature exceeds the upper temperature limit of the substrate because the heat treatment takes only a short time.
  • shrinkage of the substrate becomes a problem at a temperature higher than the upper temperature limit (strain point) but does not in the case of performing heat treatment in a short time.
  • the gas may be switched from the inert gas to a gas including oxygen during the process. This is because defects caused by an oxygen vacancy can be reduced by performing the first heat treatment in an atmosphere including oxygen.
  • an atmosphere that contains nitrogen or a rare gas (e.g., helium, neon, or argon) as its main component and does not contain water, hydrogen, or the like is preferably used.
  • the purity of nitrogen or a rare gas such as helium, neon, or argon introduced into a heat treatment apparatus is set to 6 N (99.9999 %) or more, preferably 7 N (99.99999 %) or more (i.e., the impurity concentration is 1 ppm or less, preferably 0.1 ppm or less).
  • the oxide semiconductor layer 106 is reduced or preferably removed, so that the oxide semiconductor layer 106 is purified so as to include as few impurities other than main components of the oxide semiconductor layer as possible.
  • the hydrogen concentration of the oxide semiconductor layer 106 at that time is preferably 1 x 10 16 cm -3 or lower.
  • the oxide semiconductor layer 106 preferably has a sufficiently low carrier density (e.g., less than 1 x 10 /cm , preferably less than 1.45 x 10 10 /cm 3 ) as compared to a general silicon wafer having a carrier density of approximately 1 x 10 14 /cm 3 .
  • the band gap is greater than or equal to 2 eV, preferably greater than or equal to 2.5 eV, further preferably greater than or equal to 3 eV.
  • the off-state current (current flowing between the source and the drain when the gate-source voltage is 0V or lower) is 1 x 10 ⁇ 13 A or smaller or the off-state current density (a value obtained by dividing an off-state current by a channel width of a transistor) is 100 aA/ ⁇ or lower, preferably 10 aA/ ⁇ or lower, and further preferably 1 aA/ ⁇ or lower ("a (atto)" denotes a factor of 10 "18 ), in the case where the channel length is 10 ⁇ and the thickness of the oxide semiconductor layer is 30 nm.
  • off-state resistance R the resistance when the transistor is off
  • p RAIL (R is the off-state resistance)
  • the off-state resistivity is preferably 1 x 10 9 ⁇ -m or higher (or 1 x 10 10 ⁇ -m).
  • a transistor in which such a purified oxide semiconductor layer 106 is used for a channel formation region can have a reduced off-state current.
  • the flow of the off-state current is caused by generation and recombination of electrons and holes through direct recombination or indirect recombination; however, since an oxide semiconductor layer has a wide band gap and high thermal energy is needed for electronic excitation, direct recombination and indirect recombination are less likely to occur.
  • holes which are minority carriers are substantially zero; accordingly, direct recombination and indirect recombination are less likely to occur and the off-state current can be substantially zero. Therefore, the transistor having excellent characteristics, in which the off-state current is reduced and the on-state current and field-effect mobility are increased, can be obtained.
  • the purified oxide semiconductor layer serves as a path and carriers are supplied by a source electrode and a drain electrode.
  • the electron affinity ⁇ and the Fermi level preferably the Fermi level corresponding to the intrinsic Fermi level of the oxide semiconductor and the work functions of the source electrode and the drain electrode are appropriately selected, carriers can be injected from the source electrode and the drain electrode with the carrier density of the oxide semiconductor layer reduced. Therefore, an n-channel transistor and a p-channel transistor can be manufactured appropriately.
  • the intrinsic carrier density of the purified oxide semiconductor is extremely low as compared to that of silicon.
  • the intrinsic carrier densities of silicon and an oxide semiconductor can be obtained using approximation expressions of Fermi-Dirac distribution and Boltzmann distribution.
  • the intrinsic carrier density of silicon n is 1.45 x 10 10 cm -3
  • the intrinsic carrier density of an oxide semiconductor (here, an In-Ga-Zn-0 layer) m is 1.2 x 10 ⁇ 7 cm -3 ; the former is approximately 10 17 times as high as the latter.
  • the intrinsic carrier density of an oxide semiconductor is extremely low as compared to that of silicon.
  • part of the oxide semiconductor layer 106 may crystallize in some cases so that a microcrystal or a polycrystal may be formed in the oxide semiconductor layer 106.
  • the first heat treatment can be performed on the oxide semiconductor layer 106 before being processed into the island-shaped oxide semiconductor layer 106a. In that case, after the first heat treatment, the substrate 100 is taken out of the heating apparatus and a photolithography step is performed.
  • the first heat treatment has an effect of removing hydrogen, water, and the like and can be referred to as dehydration treatment, dehydrogenation treatment, or the like.
  • the dehydration treatment or dehydrogenation treatment can also be performed after the oxide semiconductor layer is formed or after a source electrode layer and a drain electrode layer are stacked over the oxide semiconductor layer 106a. Such dehydration treatment or dehydrogenation treatment may be conducted more than once.
  • a conductive layer 108 is formed in contact with the oxide semiconductor layer 106a (see FIG. 3B).
  • the conductive layer 108 can be formed using a PVD method such as a sputtering method, or a CVD method such as a plasma CVD method.
  • the conductive layer 108 can be formed using an element selected from aluminum, chromium, copper, tantalum, titanium, molybdenum, and tungsten, an alloy including any of these elements as a component, or the like.
  • a material including one or more of manganese, magnesium, zirconium, and beryllium may be used.
  • a material including aluminum and one or more of elements selected from titanium, tantalum, tungsten, molybdenum, chromium, neodymium, and scandium may be used.
  • the conductive layer 108 may be formed using a conductive metal oxide.
  • a conductive metal oxide indium oxide (In 2 03), tin oxide (Sn0 2 ), zinc oxide (ZnO), an indium oxide-tin oxide alloy (In 2 0 3 -Sn0 2 , which is abbreviated to ITO in some cases), an indium oxide-zinc oxide alloy (In 2 0 3 -ZnO), or any of these metal oxide materials in which silicon or silicon oxide is included can be used.
  • the conductive layer 108 may have a single-layer structure or a stacked structure of two or more layers.
  • a three-layer structure in which an aluminum film is stacked over a titanium film and a titanium film is stacked over the aluminum film or a three-layer structure in which an aluminum film is stacked over a molybdenum film and a molybdenum film is stacked over the aluminum film can be employed.
  • a two-layer structure in which an aluminum film and a tungsten film are stacked, a two-layer structure in which a copper film and a tungsten film are stacked, or a two-layer structure in which an aluminum film and a molybdenum film are stacked can be employed.
  • the conductive layer 108 may have a single-layer structure or a stacked structure of four or more layers.
  • a single-layer structure of a titanium film is favorably used, for example.
  • a favorable tapered shape can be obtained by etching to be performed later.
  • a three-layer structure including a titanium film, an aluminum film, and a titanium film is employed.
  • a material having a low ability of extracting oxygen may be used in a portion of the conductive layer 108, which is in contact with the oxide semiconductor layer 106a.
  • a material having a low ability of extracting oxygen a material having a low oxygen affinity
  • titanium nitride, tungsten nitride, and platinum can be given, for example.
  • the conductive layer 108 may have either a single-layer structure or a stacked structure.
  • a two-layer structure of a titanium nitride film and a titanium film, a two-layer structure of a titanium nitride film and a tungsten film, a two-layer structure of a titanium nitride film and a copper-molybdenum alloy film, a two-layer structure of a tantalum nitride film and a tungsten film, a two-layer structure of a tantalum nitride film and a copper film, a three-layer structure of a titanium nitride film, a tungsten film, and a titanium film, or the like can be employed, for example.
  • 106a can be prevented and an adverse effect on transistor characteristics can be reduced.
  • the conductive layer 108 is selectively etched to form a source or drain electrode layer 108a and a source or drain electrode layer 108b (see FIG. 3C). Further, an insulating layer may be formed over the conductive layer 108, and the insulating layer may be etched to form insulating layers having substantially the same shape as the source and drain electrode layers, over the source and drain electrode layers. In this case, capacitance (so-called gate capacitance) between the source and drain electrode layers and the gate electrode can be reduced.
  • the expression “substantially the same” does not necessarily mean “exactly the same” in a strict sense and includes the meaning of being considered as the same. For example, a difference made by a single etching process is acceptable. Further, the thickness does not need to be the same.
  • ultraviolet light, KrF laser light, or ArF laser light is preferably used.
  • light exposure for forming a mask is preferably performed with extreme ultraviolet light having a wavelength of several nanometers to several tens of nanometers, which is extremely short.
  • extreme ultraviolet light having a wavelength of several nanometers to several tens of nanometers, which is extremely short.
  • the channel length (L) of a transistor, which is completed later can be 10 nm to 1000 nm.
  • operation speed can be increased.
  • the off -state current of a transistor including the above-described oxide semiconductor is small; thus, an increase in power consumption due to miniaturization can be suppressed.
  • the materials and etching conditions of the conductive layer 108 and the oxide semiconductor layer 106a are adjusted as appropriate so that the oxide semiconductor layer 106a is not removed in etching of the conductive layer 108. Note that in some cases, the oxide semiconductor layer 106a is partly etched in the etching step and thus has a groove portion (a depression portion), depending on the materials and the etching conditions. [0116]
  • an etching step may be performed with the use of a resist mask formed using a multi-tone mask which is a light-exposure mask through which light is transmitted to have a plurality of intensities.
  • a resist mask formed with the use of a multi-tone mask has a plurality of thicknesses (has a stair-like shape) and further can be changed in shape by ashing; therefore, the resist mask can be used in a plurality of etching steps. That is, a resist mask corresponding to at least two kinds of different patterns can be formed by using one multi-tone mask.
  • the number of light-exposure masks can be reduced and the number of corresponding photolithography steps can also be reduced, whereby a process can be simplified.
  • an insulating layer 112 including oxygen is formed in contact with part of the oxide semiconductor layer 106a, and second heat treatment is performed (see FIG. 4A).
  • the insulating layer 112 including oxygen can be formed by a CVD method, a sputtering method, or the like.
  • the insulating layer 112 including oxygen is preferably formed so as to include silicon oxide, silicon oxynitride, aluminum oxide, hafnium oxide, tantalum oxide, or the like.
  • the insulating layer 112 including oxygen is preferably a silicon oxide film formed by a sputtering method.
  • the insulating layer 112 including oxygen may have a single-layer structure or a stacked structure.
  • the thickness of the insulating layer 112 including oxygen can have a thickness greater than or equal to 10 nm and less than or equal to 500 nm, preferably greater than or equal to 50 nm and less than or equal to 200 nm.
  • the second heat treatment is preferably performed in an inert gas atmosphere or an oxygen atmosphere.
  • the temperature of the heat treatment is set in the range of 200 °C to 450 °C, preferably 250 °C to 350 °C.
  • the heat treatment may be performed at 250 °C for 1 hour in a nitrogen atmosphere.
  • oxygen is supplied to the oxide semiconductor layer 106a, so that an oxygen vacancy in the oxide semiconductor layer 106a is reduced, whereby an i-type (intrinsic) 35 2010/070254
  • the second heat treatment can reduce variation in electric characteristics of the transistor.
  • an insulating layer 116 including hydrogen is formed over the insulating layer 112 including oxygen, and third heat treatment is performed (see FIG. 4B).
  • the insulating layer 116 including hydrogen can be formed by a CVD method, a sputtering method, or the like.
  • the insulating layer 116 including hydrogen is preferably formed using an insulating layer including hydrogen, such as a silicon nitride layer, a silicon nitride oxide layer, an aluminum nitride layer, an aluminum nitride oxide layer, or the like.
  • nitrogen typically, a nitrogen gas, an ammonia gas, or the like
  • the third heat treatment is performed in a nitrogen atmosphere at a temperature higher than or equal to 150 °C and lower than or equal to 450 °C, preferably higher than or equal to 250 °C and lower than or equal to 440 °C.
  • the atmosphere of the third heat treatment is not limited to the nitrogen atmosphere, and may be an oxygen atmosphere, a rare gas atmosphere, or a dry-air atmosphere.
  • hydrogen in the insulating layer 116 including hydrogen is diffused into or supplied to at least the oxide semiconductor layer 106a and terminates a defect or a dangling bond remaining in at least one of the oxide semiconductor layer 106a, an interface between the gate insulating layer 102 and the oxide semiconductor layer 106a, and the interface between the oxide semiconductor layer 106a and the insulating layer 112 including oxygen.
  • defects in the oxide semiconductor layer 106a are reduced.
  • on-state current and field-effect mobility of the transistor are increased.
  • the supply of hydrogen by the heat treatment is particularly effective when the heat treatment is performed on the i-type oxide semiconductor layer in which defects are sufficiently reduced.
  • part of the oxide semiconductor layer 106 may crystallize in some cases so that a microcrystal or a polycrystal may be formed in the oxide semiconductor layer 106.
  • an interlayer insulating layer 118 may be formed over the insulating layer 116 including hydrogen (see FIG. 4C).
  • the interlayer insulating layer 118 can be formed by a PVD method, a CVD method, or the like.
  • the interlayer insulating layer 118 can be formed using a material including an inorganic insulating material such as silicon oxide, silicon nitride oxide, silicon nitride, hafnium oxide, aluminum oxide, or tantalum oxide. Note that although the interlayer insulating layer 118 has a single-layer structure in this embodiment, an embodiment of the disclosed invention is not limited to this example.
  • the interlayer insulating layer 118 may have a stacked structure including two or more layers.
  • the interlayer insulating layer 118 is desirably formed so as to have a flat surface. This is because an electrode, a wiring, or the like can be favorably formed over the interlayer insulating layer 118 when the interlayer insulating layer 118 is formed so as to have a flat surface.
  • the transistor 150 is completed in which defects are terminated by diffusion of hydrogen which is included in the insulating layer 116 including hydrogen.
  • the transistor 150 illustrated in FIG. 5 is a channel-stop transistor.
  • stopper is provided in a region overlapping with a channel formation region of the oxide semiconductor layer 106a.
  • the oxide semiconductor layer 106a is formed as illustrated in FIG. 3A, and then an insulating film is formed to cover the oxide semiconductor layer 106a, by a sputtering method, a CVD method, or the like using a material including oxygen atoms, such as silicon oxide or silicon oxynitride. Then, the insulating film is selectively etched, so that the insulating layer 113 can be formed.
  • description of the process after FIG. 3B can be referred to.
  • the insulating layer 113 provided as a channel stopper in a region overlapping with the channel formation region of the oxide semiconductor layer 106a can prevent damage (a reduction in film thickness due to plasma or an etchant in etching) at the time of forming the source and drain electrode layers 108a and 108b. Accordingly, reliability of the transistor 150 can be increased.
  • a transistor having high field-effect mobility and large on-state current can be realized. Further, a transistor having small off-state current, high field-effect mobility, and large on-state current can be realized.
  • the transistor 150 which is an example of the structure of a semiconductor device of this embodiment will be described.
  • the oxide semiconductor layer 106a is formed over the substrate 100, and the source and drain electrode layers 108a and 108b are formed over the oxide semiconductor layer 106a.
  • the insulating layer 112 including oxygen is formed so as to cover the source and drain electrode layers 108a and 108b and the oxide semiconductor layer 106a.
  • the insulating layer 112 functions as a gate insulating layer.
  • the insulating layer 112 including oxygen is in contact with a channel of the oxide semiconductor layer 106a.
  • a gate electrode layer 114 is formed over the insulating layer 112 so as to overlap with the oxide semiconductor layer 106a.
  • the insulating layer 116 including hydrogen is formed so as to cover the insulating layer 112 including oxygen and the gate electrode layer 114.
  • the insulating layer 118 functioning as a planarization film may be formed over the insulating layer 116 including hydrogen.
  • the transistor 150 described in this embodiment includes the insulating layer 112 including oxygen, which is in contact with the oxide semiconductor layer 106a, and the insulating layer 116 including hydrogen, which is in contact with the insulating layer 112 including oxygen.
  • the insulating layer 102 functioning as a base film may be formed between the substrate 100 and the oxide semiconductor layer 106a.
  • the oxide semiconductor layer 106a is formed over the substrate 100 over which the insulating layer 102 functioning as a base film is formed. Then, the source and drain electrode layers 108a and 108b are formed over the oxide semiconductor layer 106a (see FIG. 6A).
  • the insulating layer 102 functioning as a base film can be formed using a CVD method, a sputtering method, or the like.
  • the insulating layer 102 is preferably formed so as to include silicon oxide, silicon nitride, silicon oxynitride, silicon nitride oxide, aluminum oxide, hafnium oxide, or tantalum oxide.
  • the insulating layer 102 may have either a single-layer structure or a stacked structure.
  • the thickness of the insulating layer 102 can be larger than or equal to 10 nm and less than or equal to 500 nm, for example. In the case of using a sputtering method or the like, it is preferable that the insulating layer 102 be formed in a state where moisture remaining in the treatment chamber is removed.
  • the oxide semiconductor layer is formed over the substrate 100 or the insulating layer 102 by a sputtering method or the like.
  • description of the oxide semiconductor layer 106a of FIG. 2C can be referred to; therefore, detailed description thereof will be omitted.
  • an amorphous oxide semiconductor layer is formed by a sputtering method using a target for depositing an In-Ga-Zn-O-based oxide semiconductor.
  • reverse sputtering in which plasma is generated with an argon gas introduced is preferably performed so that a material attached to the surface of the insulating layer 102 is removed.
  • the oxide semiconductor layer is processed into the island-shaped oxide semiconductor layer 106a using a method such as etching using a mask.
  • a method for etching the oxide semiconductor layer either dry etching or wet etching or both of them in combination may be employed.
  • description in Embodiment 2 can be referred to; therefore, detailed description thereof will be omitted.
  • the first heat treatment (dehydration treatment, dehydrogenation treatment) is preferably performed on the oxide semiconductor layer 106a.
  • Water (including a hydroxyl group), hydrogen, or the like in the oxide semiconductor layer 106a can be removed by the first heat treatment.
  • description in Embodiment 2 can be referred to; therefore, detailed description thereof will be omitted.
  • the first heat treatment can be performed on the oxide semiconductor layer before being processed into the island-shaped oxide semiconductor layer 106a. In that case, after the first heat treatment, the substrate 100 is taken out of the heating apparatus and a photolithography step is performed.
  • the insulating layer 112 is formed so as to cover the oxide semiconductor layer 106a and the source and drain electrode layers 108a and 108b (see FIG. 6B).
  • the insulating layer 112 functions as a gate insulating layer.
  • the insulating layer 112 is preferably formed so as to include oxygen atoms, for example, using silicon oxide, silicon oxynitride, or the like.
  • the insulating layer 112 is preferably formed using a sputtering method or a CVD method.
  • the second heat treatment is preferably performed on the oxide semiconductor layer 106a.
  • oxygen in the insulating layer 112 including oxygen is supplied to the oxide semiconductor layer 106a, so that an oxygen vacancy portion in the oxide semiconductor layer 106a is oxidized, whereby the i-type (intrinsic) or substantially i-type oxide semiconductor layer 106a can be formed.
  • the second heat treatment can reduce variation in electric characteristics of the transistor.
  • description in Embodiment 2 can be referred to; therefore, detailed description thereof will be omitted.
  • the gate electrode layer 114 is formed over the insulating layer 112 including oxygen so as to overlap with the oxide semiconductor layer 106a (see FIG. 6C).
  • a conductive layer is formed over the insulating layer 112 including oxygen by a sputtering method or a CVD method.
  • description of the conductive layer 101 of FIG. 2A can be referred to; therefore, detailed description thereof will be omitted.
  • the conductive layer is selectively etched, so that the gate electrode layer 114 is formed.
  • the insulating layer 116 including hydrogen is formed so as to cover the gate electrode layer 114, and the insulating layer 118 functioning as a planarization film is formed (see FIG. 6D).
  • a film including hydrogen is formed using silicon nitride, silicon nitride oxide, aluminum nitride, aluminum nitride oxide, or the like.
  • the insulating layer 116 including hydrogen is preferably formed by a sputtering method or a CVD method.
  • the third heat treatment is performed on the oxide semiconductor layer 106a.
  • description in Embodiment 2 can be referred to; therefore, detailed description thereof will be omitted.
  • hydrogen in the insulating layer 116 including hydrogen is diffused into or supplied to at least the oxide semiconductor layer 106a and terminates a defect or a dangling bond included in at least one of the oxide semiconductor layer 106a, the interface between the oxide semiconductor layer 106a and the insulating layer 112 including oxygen, and an interface between the oxide semiconductor layer 106a and the insulating layer 102.
  • defects in the oxide semiconductor layer 106a are reduced.
  • on-state current and field-effect mobility of the transistor are increased.
  • the insulating layer 118 can be formed by a sputtering method, a CVD method, or the like.
  • description of FIG. 4C can be referred to; therefore, detailed description thereof will be omitted.
  • the transistor 150 including the oxide semiconductor layer 106a is completed.
  • the first heat treatment is performed in an atmosphere which includes little hydrogen and moisture (a nitrogen atmosphere, an oxygen atmosphere, a dry-air atmosphere (e.g., as for moisture, the dew point is -40 °C or lower, preferably -50 °C or lower), or the like) at a temperature higher than or equal to 400 °C and lower than or equal to 750 °C, preferably higher than or equal to 400 °C and lower than the strain point of the substrate, so that the hydrogen concentration of the oxide semiconductor layer 106a is reduced.
  • a nitrogen atmosphere, an oxygen atmosphere, a dry-air atmosphere e.g., as for moisture, the dew point is -40 °C or lower, preferably -50 °C or lower
  • a dry-air atmosphere e.g., as for moisture, the dew point is -40 °C or lower, preferably -50 °C or lower
  • the insulating layer 112 including oxygen in contact with the oxide semiconductor layer 106a is formed, and then the second heat treatment is performed in an inert gas atmosphere or an oxygen gas atmosphere (preferably at a temperature higher than or equal to 200 °C and lower than or equal to 450 °C, and for example at a temperature higher than or equal to 250 °C and lower than or equal to 350 °C), so that the oxygen vacancy portion in the oxide semiconductor layer 106a is oxidized.
  • the i-type (intrinsic) or substantially i-type semiconductor layer 106a is formed.
  • the insulating layer 116 including hydrogen is formed over the insulating layer 112 including oxygen.
  • the third heat treatment is performed at a temperature higher than or equal to 150 °C and lower than or equal to 450 °C, preferably higher than or equal to 250 °C and lower than 43 T JP2010/070254
  • hydrogen in the insulating layer 116 including hydrogen is supplied to at least one of the interface between the insulating layer 102 and the oxide semiconductor layer 106a, the oxide semiconductor layer 106a, and the interface between the oxide semiconductor layer 106a and the insulating layer 112 including oxygen.
  • the hydrogen terminates a defect or a dangling bond included in the oxide semiconductor layer 106a. In this manner, transistor characteristics can be improved.
  • part of the oxide semiconductor layer 106a may crystallize in some cases so that a microcrystal or a polycrystal may be formed in the oxide semiconductor layer 106a.
  • the oxide semiconductor layer 106a has a structure in which a crystalline region is included in an amorphous region, a transistor having high field-effect mobility and large on-state current can be obtained.
  • the oxide semiconductor layer 106a has an amorphous structure, characteristic variation among a plurality of elements can be reduced.
  • the transistor 150 which is an example of the structure of a semiconductor device of this embodiment will be described.
  • the gate electrode layer 101a is formed over the substrate 100, and the gate insulating layer 102 is formed over the gate electrode layer 101a.
  • the oxide semiconductor layer 106a is formed over the gate 44 10 070254
  • the insulating layer 102, and the source or drain electrode layer 108a and the source or drain electrode layer 108b are formed over the oxide semiconductor layer 106a.
  • the insulating layer 112 including oxygen is formed over the source and drain electrode layers 108a and 108b and the oxide semiconductor layer 106a.
  • the insulating layer 112 including oxygen is in contact with a back channel of the oxide semiconductor layer 106a.
  • the gate electrode layer 114 is formed over the insulating layer 112 including oxygen so as to overlap with the oxide semiconductor layer 106a.
  • the insulating layer 116 including hydrogen is formed so as to cover the gate electrode layer 114.
  • the insulating layer 118 functioning as a planarization film may be formed over the insulating layer 116 including hydrogen.
  • the transistor 150 described in this embodiment has a feature of including the insulating layer 112 including oxygen in contact with the oxide semiconductor layer 106a and the insulating layer 116 including hydrogen in contact with the insulating layer 112 including oxygen.
  • the gate electrode layer 114 functions as a so-called back gate.
  • the gate electrode layer 114 By the existence of the gate electrode layer 114, electric field in the oxide semiconductor layer 106a can be controlled, whereby electric characteristics of the transistor 150 can be controlled.
  • the gate electrode layer 114 may be electrically connected to another wiring, electrode, or the like so that a potential is applied to the gate electrode layer 114, or may be insulated so as to be in a floating state.
  • a "gate electrode” commonly means a gate electrode whose potential can be controlled intentionally; however, a “gate electrode” in this specification also means a gate electrode whose potential is not intentionally controlled.
  • the conductive layer which is insulated and in a floating state as described above is, in some cases, called a "gate electrode layer.”
  • the gate electrode layer 101a is formed over the substrate 100, and the gate insulating layer 102 is formed so as to cover the gate electrode layer 101a.
  • the oxide semiconductor layer 106a is formed over the gate insulating layer 102 so as to overlap with the gate, electrode layer 101a, and then the source or drain electrode layer 108a and the source or drain electrode layer 108b are formed (see FIG. 7A).
  • description of FIGS. 2A to 2C and FIGS. 3A to 3C can be referred to; therefore, detailed description thereof will be omitted.
  • the insulating layer 112 including oxygen is formed so as to cover the oxide semiconductor layer 106a and the source and drain electrode layers 108a and 108b (see FIG. 7B).
  • description of FIG. 4A can be referred to; therefore, detailed description thereof will be omitted.
  • the second heat treatment is preferably performed on the oxide semiconductor layer 106a.
  • oxygen in the insulating layer 112 including oxygen is supplied to the oxide semiconductor layer 106a, so that the oxygen vacancy portion in the oxide semiconductor layer 106a is oxidized, whereby the i-type (intrinsic) or substantially i-type oxide semiconductor layer 106a can be formed.
  • the second heat treatment can reduce variation in electric characteristics of the transistor.
  • description in Embodiment 2 can be referred to; therefore, detailed description thereof will be omitted.
  • the gate electrode layer 114 is formed over the insulating layer 112 including oxygen so as to overlap with the oxide semiconductor layer 106a (see FIG. 7C).
  • description of the gate electrode layer 114 of FIG. 6C can be referred to; therefore, detailed description thereof will be omitted.
  • the gate electrode layer 114 functions as a so-called back gate.
  • the insulating layer 116 including hydrogen is formed so as to cover the gate electrode layer 114, and the insulating layer 118 is formed (see FIG. 7D).
  • the third heat treatment is performed on the oxide semiconductor layer 106a.
  • description in Embodiment 2 can be referred to; therefore, detailed description thereof will be omitted.
  • hydrogen in the insulating layer 116 including hydrogen is diffused into or supplied to at least the oxide semiconductor layer 106a and terminates a defect or a dangling bond included in at least one of the oxide semiconductor layer 106a, the interface between the oxide semiconductor layer 106a and the insulating layer 112 including oxygen, and the interface between the oxide semiconductor layer 106a and the insulating layer 102.
  • defects in the oxide semiconductor layer 106a are reduced.
  • on-state current and field-effect mobility of the transistor are increased.
  • the transistor 150 including the oxide semiconductor layer 106a is completed.
  • the first heat treatment is performed in an atmosphere which includes little hydrogen and moisture (a nitrogen atmosphere, an oxygen atmosphere, a dry-air atmosphere (e.g., as for moisture, the dew point is -40 °C or lower, preferably -50 °C or lower), or the like) at a temperature higher than or equal to 400 °C and lower than or equal to 750 °C, preferably higher than or equal to 400 °C and lower than the strain point of the substrate, so that the hydrogen concentration of the oxide semiconductor layer 106a is reduced.
  • a nitrogen atmosphere, an oxygen atmosphere, a dry-air atmosphere e.g., as for moisture, the dew point is -40 °C or lower, preferably -50 °C or lower
  • a dry-air atmosphere e.g., as for moisture, the dew point is -40 °C or lower, preferably -50 °C or lower
  • the insulating layer 112 including oxygen in contact with the oxide semiconductor layer 106a is formed, and then the second heat treatment is performed in an inert gas atmosphere or an oxygen gas atmosphere (preferably at a temperature higher than or equal to 200 °C and lower than or equal to 450 °C, and for example at a temperature higher than or equal to 250 °C and lower than or equal to 350 °C), so that the oxygen vacancy portion in the oxide semiconductor layer 106a is oxidized.
  • the i-type (intrinsic) or substantially i-type semiconductor layer 106a is formed.
  • the insulating layer 116 including hydrogen is formed over the insulating layer 112 including oxygen.
  • the third heat treatment is performed at a temperature higher than or equal to 150 °C and lower than or equal to 450 °C, preferably higher than or equal to 250 °C and lower than or equal to 440 °C, whereby hydrogen in the insulating layer 116 including hydrogen is supplied to at least one of the interface between the gate insulating layer 102 and the oxide semiconductor layer 106a, the oxide semiconductor layer 106a, and the interface between the oxide semiconductor layer 106a and the insulating layer 112 including oxygen.
  • the hydrogen terminates a defect or a dangling bond included in the oxide semiconductor layer 106a. In this manner, transistor characteristics can be improved.
  • part of the oxide semiconductor layer 106a may crystallize in some cases so that a microcrystal or a polycrystal may be formed in the oxide semiconductor layer 106a.
  • the oxide semiconductor layer 106a has a structure in which a crystalline region is included in an amorphous region, a transistor having high field-effect mobility and large on-state current can be obtained.
  • the oxide semiconductor layer 106a has an amorphous structure, characteristic variation among a plurality of elements can be reduced.
  • a conductive layer is formed over a substrate having an insulating surface, and the conductive layer is selectively etched to form a gate electrode layer. Then, a gate insulating layer is formed so as to cover the gate electrode layer. This process can be conducted in a manner similar to that of Embodiment 2, and the corresponding description in Embodiment 2 can be referred to.
  • an amorphous oxide semiconductor layer is formed over the gate insulating layer, and is processed into an island-shaped oxide semiconductor layer by a method such as etching. This process is conducted using the method described in Embodiment 2 except the heat treatment of the oxide semiconductor layer. In this embodiment, heat treatment of the oxide semiconductor layer is not performed.
  • a conductive layer is formed in contact with the oxide semiconductor layer, and the conductive layer is selectively etched to form a source electrode layer and a drain electrode layer.
  • This process can be conducted in a manner similar to that of Embodiment 2, and the corresponding description in Embodiment 2 can be referred to.
  • an insulating layer in contact with part of the oxide semiconductor layer is formed.
  • the insulating layer may have any structure as long as hydrogen can be diffused and supplied from the insulating layer including hydrogen to the oxide semiconductor layer in a later step.
  • the insulating layer can be formed by a CVD method, a sputtering method, or the like.
  • the following method as described in Embodiment 2 may be employed: an insulating layer including oxygen is formed and heat treatment is performed to supply oxygen to the oxide semiconductor layer; in such a case, a method similar to that described in Embodiment 2 may be employed.
  • the insulating layer including hydrogen can be 49 2010/070254
  • the insulating layer including hydrogen is preferably formed using an insulating layer including hydrogen, such as a silicon nitride layer, a silicon nitride oxide layer, an aluminum nitride layer, an aluminum nitride oxide layer, or the like.
  • nitrogen typically, a nitrogen gas, an ammonia gas, or the like
  • the heat treatment is performed in a nitrogen atmosphere at a temperature higher than or equal to 150 °C and lower than or equal to 450 °C, preferably higher than or equal to 250 °C and lower than or equal to 440 °C.
  • the atmosphere of the heat treatment is not limited to the nitrogen atmosphere, and may be an oxygen atmosphere, a rare gas atmosphere, or a dry-air atmosphere.
  • hydrogen in the insulating layer including hydrogen is diffused into or supplied to at least the oxide semiconductor layer and terminates a defect or a dangling bond remaining in at least one of the oxide semiconductor layer, the interface between the gate insulating layer and the oxide semiconductor layer, and the interface between the oxide semiconductor layer and the insulating layer including oxygen.
  • defects in the oxide semiconductor layer are reduced, and transistor characteristics are improved.
  • on-state current and field-effect mobility of the transistor are increased.
  • present invention is not limited to this structure and a top-gate transistor or a transistor including a so-called back gate may be employed.
  • FIG. 8A and 8B an example of a liquid crystal display device is described as a semiconductor device which is an embodiment of the present invention.
  • a semiconductor device which is an embodiment of the present invention.
  • FIGS. 8A and 8B the appearance and a cross section of a liquid crystal display panel, which is an embodiment of a semiconductor device, will be described with reference to FIGS. 8A and 8B.
  • FIG. 8A and 8B the appearance and a cross section of a liquid crystal display panel, which is an embodiment of a semiconductor device.
  • FIG. 8A is a top view of a panel in which transistors 4010 and 4011 which include a semiconductor layer of an oxide material to which hydrogen is supplied, and a liquid crystal element 4013 are sealed between a first substrate 4001 and a second substrate
  • FIG. 8B corresponds to a cross-sectional view of FIG. 8 A along line M-N.
  • the sealant 4005 is provided so as to surround a pixel portion 4002, a signal line driver circuit 4003, and a scan line driver circuit 4004 which are provided over the first substrate 4001.
  • the second substrate 4006 is provided over the pixel portion 4002, the signal line driver circuit 4003, and the scan line driver circuit 4004.
  • the signal line driver circuit 4003, and the scan line driver circuit 4004 are sealed together with a liquid crystal layer 4008 by the first substrate 4001, the sealant 4005, and the second substrate 4006.
  • the pixel portion 4002, the signal line driver circuit 4003, and the scan line driver circuit 4004, which are provided over the first substrate 4001, include a plurality of transistors.
  • FIG. 8B illustrates the transistor 4010 included in the pixel portion 4002 and the transistor 4011 included in the scan line driver circuit 4004, as an example. Insulating layers 4020 and 4021 are provided over the transistor 4010, and the transistor 4011.
  • the transistors 4010 and 4011 are n-channel transistors.
  • a conductive layer 4040 is provided over the insulating layer 4021 at a position overlapping with a channel formation region of an oxide semiconductor layer in the transistor 4011 for the driver circuit.
  • the conductive layer 4040 is provided at the position overlapping with the channel formation region of the oxide semiconductor layer, whereby the amount of change in threshold voltage of the transistor 4011 in the BT test can be reduced.
  • the potential of the conductive layer 4040 may be the same or different from that of a gate electrode layer of the transistor 4011.
  • the conductive layer 4040 can also function as a second gate electrode layer. Further, the potential of the conductive layer 4040 may be GND or 0 V, or the conductive layer 4040 may be in a floating state.
  • a pixel electrode layer 4030 included in the liquid crystal element 4013 is electrically connected to the transistor 4010.
  • a counter electrode layer 4031 of the liquid crystal element 4013 is formed on the second substrate 4006. A portion where the pixel electrode layer 4030, the counter electrode layer 4031, and the liquid crystal layer 4008 overlap with one another corresponds to the liquid crystal element 4013. 52 70254
  • the pixel electrode layer 4030 and the counter electrode layer 4031 are provided with an insulating layer 4032 and an insulating layer 4033 functioning as alignment films, respectively, and the liquid crystal layer 4008 is sandwiched between the electrode layers with the insulating layers 4032 and 4033 arranged therebetween.
  • glass or plastics can be used as the second substrate 4006 as the second substrate 4006 as the second substrate 4006, glass or plastics can be used.
  • a spacer 4035 is a columnar spacer obtained by selective etching of an insulating layer and is provided in order to control the distance (a cell gap) between the pixel electrode layer 4030 and the counter electrode layer 4031.
  • a spherical spacer may be used.
  • the counter electrode layer 4031 is electrically connected to a common potential line formed over the substrate where the transistor 4010 is formed.
  • the counter electrode layer 4031 and the common potential line can be electrically connected to each other through conductive particles provided between the pair of substrates using the common connection portion. Note that the conductive particles are included in the sealant 4005.
  • a liquid crystal exhibiting a blue phase for which an alignment film is unnecessary may be used.
  • a blue phase is one of liquid crystal phases, and is generated just before a cholesteric phase changes into an isotropic phase while the temperature of cholesteric liquid crystal is increased. Since the blue phase is only generated within a narrow range of temperature, a liquid crystal composition containing a chiral agent at 5 wt% or more is used for the liquid crystal layer 4008 in order to improve the temperature range.
  • the liquid crystal composition including a liquid crystal exhibiting a blue phase and a chiral agent has a short response time of 1 msec or less and is optically isotropic; therefore, alignment treatment is unnecessary and viewing angle dependence is small.
  • a transistor that uses an oxide semiconductor layer particularly has a possibility that electric characteristics of the transistor may fluctuate significantly by the influence of static electricity and deviate from the designed range. Therefore, it is more effective to use a blue phase liquid crystal material for a liquid crystal display device including a transistor that uses an oxide semiconductor layer.
  • a blue phase is used, an embodiment of the present invention is not limited to the structure of FIGS. 8A and 8B, and a structure of a so-called horizontal electric field mode may be employed, in which an electrode layer corresponding to the counter electrode layer 4031 is formed on the substrate side which is provided with the pixel electrode layer 4030.
  • transmissive liquid crystal display device is described in this embodiment, an embodiment of the present invention can also be applied to a reflective liquid crystal display device or a transflective liquid crystal display device.
  • a polarizing plate is provided on the outer surface of the substrate (on the viewer side) and a coloring layer (a color filter) and an electrode layer used for a display element are sequentially provided on the inner surface of the substrate in the liquid crystal display device described in this embodiment
  • the polarizing plate may be provided on the inner surface of the substrate.
  • the stacked structure of the polarizing plate and the coloring layer is not limited to that of this embodiment and may be set as appropriate depending on materials of the polarizing plate and the coloring layer or conditions of the manufacturing process.
  • a light-blocking layer serving as a black matrix may be provided as needed.
  • the transistors are covered with insulating layers (insulating layers 4020, 4014, and 4021) functioning as a protective layer or a planarization insulating layer.
  • the protective layer is provided to prevent entry of contaminant impurities such as an organic substance, metal, and moisture existing in the air and is preferably a dense film.
  • the protective layer may be formed by a sputtering method to have a single-layer structure or a stacked structure 54 0 070254
  • a silicon oxide film including any of a silicon oxide film, a silicon nitride film, a silicon oxynitride film, a silicon nitride oxide film, an aluminum oxide film, an aluminum nitride film, an aluminum oxynitride film, and an aluminum nitride oxide film.
  • the insulating layer having a stacked structure is formed as a protective layer.
  • a silicon oxide layer is formed using a sputtering method as the first-layer insulating layer 4020.
  • oxygen is added to the oxide semiconductor layer that is in contact with the protective layer, so that an oxygen vacancy can be reduced.
  • the insulating layer 4014 is formed as a second layer of the protective layer.
  • a silicon nitride layer containing hydrogen is formed using a plasma CVD method and is subjected to heat treatment, so that hydrogen is diffused into the oxide semiconductor layer.
  • the use of the silicon nitride layer as the protective layer can prevent ions of sodium or the like from entering a semiconductor region, so that variation in electric characteristics of the transistor can be suppressed.
  • the insulating layer 4021 is formed as a planarization insulating layer.
  • the insulating layer 4021 can be formed using a heat-resistant organic material such as polyimide, an acrylic resin, benzocyclobutene, polyamide, or an epoxy resin. Other than such organic materials, it is also possible to use a low-dielectric constant material (a low-k material), a siloxane-based resin, phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), or the like. Note that the insulating layer 4021 may be formed by stacking a plurality of insulating films formed using any of these materials.
  • the pixel electrode layer 4030 and the counter electrode layer 4031 can be formed using a light-transmitting conductive material such as indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium tin oxide (hereinafter, referred to as ITO), indium zinc oxide, or indium tin oxide to which silicon oxide is added.
  • a light-transmitting conductive material such as indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium tin oxide (hereinafter, referred to as ITO), indium zinc oxide, or indium tin oxide to which silicon oxide is added.
  • connection terminal electrode 4015 is formed using the same conductive layer as the pixel electrode layer 4030 included in the liquid crystal element 4013.
  • a terminal electrode 4016 is formed using the same conductive layer as source and drain electrode layers of the transistors 4010 and 4011. ⁇
  • connection terminal electrode 4015 is electrically connected to a terminal included in the FPC 4018 via an anisotropic conductive film 4019.
  • a color filter is provided in each pixel.
  • a polarization plate and a diffusing plate are provided on the outer sides of the first substrate 4001 and the second substrate 4006.
  • a light source of a backlight is formed using a cold-cathode tube or an LED.
  • a twisted nematic (TN) mode for the liquid crystal display module, a twisted nematic (TN) mode, an in-plane-switching (IPS) mode, a fringe field switching (FFS) mode, a multi-domain vertical alignment (MVA) mode, a patterned vertical alignment (PVA) mode, an axially symmetric aligned micro-cell (ASM) mode, an optically compensated birefringence (OCB) mode, a ferroelectric liquid crystal (FLC) mode, an antiferroelectric liquid crystal (AFLC) mode, or the like can be employed.
  • TN twisted nematic
  • IPS in-plane-switching
  • FFS fringe field switching
  • MVA multi-domain vertical alignment
  • PVA patterned vertical alignment
  • ASM axially symmetric aligned micro-cell
  • OCB optically compensated birefringence
  • FLC ferroelectric liquid crystal
  • AFLC antiferroelectric liquid crystal
  • a liquid crystal display device can be manufactured.
  • the transistors including an oxide semiconductor layer to which hydrogen is supplied which are described in the above embodiments, have high field-effect mobility.
  • This embodiment can be implemented in combination with any of the structures described in the other embodiments as appropriate.
  • FIG. 9 A is a plan view of a panel in which a transistor including an oxide semiconductor layer to which hydrogen is supplied and a light-emitting element are sealed between a first substrate and a second substrate with a sealant.
  • FIG. 9B corresponds to a cross-sectional view of FIG. 9A along line H-I.
  • a sealant 4505 is provided to surround a pixel portion 4502, a signal line driver circuit 4503a, a signal line driver circuit 4503b, a scan line driver circuit 4504a, and a scan line driver circuit 4504b, which are provided over a first substrate 4501.
  • a second substrate 4506 is provided over the pixel portion 4502, the signal line driver circuits 4503a and 4503b, and the scan line driver circuits 4504a and 4504b. Accordingly, the pixel portion 4502, the signal line driver circuits 4503a and 4503b, and the scan line driver circuits 4504a and 4504b are sealed together with a filler 4507, by the first substrate 4501, the sealant 4505, and the second substrate 4506. It is preferable that a display device be thus packaged (sealed) with a protective film or a cover material with high air-tightness and little degasification so that the display device is not exposed to the outside air.
  • the pixel portion 4502, the signal line driver circuits 4503a and 4503b, and the scan line driver circuits 4504a and 4504b formed over the first substrate 4501 include a plurality of transistors, and a transistor 4510 included in the pixel portion 4502 and a transistor 4509 included in the signal line driver circuit 4503a are illustrated as an example in FIG. 9B.
  • the transistors 4509 and 4510 any of the transistors having high mobility which include an oxide semiconductor layer to which hydrogen is supplied can be used.
  • the transistors 4509 and 4510 are n-channel transistors.
  • a conductive layer 4540 is provided over an insulating layer 4544 at a position overlapping with a channel formation region of an oxide semiconductor layer of the transistor 4509 for the driver circuit.
  • the conductive layer 4540 may have a potential which is the same as or different from that of a gate electrode layer of the transistor 4509, and can function as a second gate electrode layer.
  • the potential of the conductive layer 4540 may be GND, 0 V or in a floating state.
  • an insulating layer 4541 is formed as a protective insulating layer so as to be in contact with a semiconductor layer including a channel formation region.
  • the insulating layer 4541 may be formed using a material and a method similar to those of the insulating layer 112 described in the above embodiment.
  • a protective insulating layer 4514 is formed over the insulating layer 4541.
  • the insulating layer 4514 may be formed using a material and a method similar to those of the insulating layer 116 described in the above embodiment.
  • a silicon nitride layer is formed as the protective insulating layer 4514 by a PCVD method.
  • the insulating layer 4544 may be formed using a material and a method similar to those of the insulating layer 4021 described in Embodiment 6.
  • an acrylic resin is used for the planarization insulating layer 4544.
  • reference numeral 4511 denotes a light-emitting element.
  • a first electrode layer 4517 which is a pixel electrode included in the light-emitting element 4511 is electrically connected to a source or drain electrode layer of the transistor 4510.
  • the structure of the light-emitting element 4511 is, but not limited to, the stacked structure of the first electrode layer 4517, an electroluminescent layer 4512, and the second electrode layer 4513.
  • the structure of the light-emitting element 4511 can be changed as appropriate depending on the direction in which light is extracted from the light-emitting element 4511, or the like.
  • a partition 4520 is formed using an organic resin layer, an inorganic insulating layer, or organic polysiloxane. It is particularly preferable that the partition 4520 be formed of a photosensitive material to have an opening over the first electrode layer 4517 so that a sidewall of the opening is formed as an inclined surface with continuous curvature.
  • the electroluminescent layer 4512 may be formed using a single layer or a plurality of layers stacked.
  • a protective layer may be formed over the second electrode layer 4513 and the partition 4520 in order to prevent oxygen, hydrogen, moisture, carbon dioxide, or the like from entering the light-emitting element 4511.
  • a silicon nitride layer, a silicon nitride oxide layer, a DLC layer, or the like can be formed.
  • signal line driver circuits 4503a and 4503b the scan line driver circuits 4504a and 4504b, or the pixel portion 4502 from an FPC 4518a and an FPC 4518b.
  • a connection terminal electrode 4515 is formed from the same conductive film as the first electrode layer 4517 included in the light-emitting element 4511, and a terminal electrode 4516 is formed from the same conductive film as the source and drain electrode layers included in the transistors 4509 and 4510.
  • connection terminal electrode 4515 is electrically connected to a terminal included in the FPC 4518a through an anisotropic conductive layer 4519.
  • the substrate located in the direction in which light is extracted from the 59 10 070254
  • light-emitting element 4511 needs to have a light-transmitting property.
  • a light-transmitting material such as a glass plate, a plastic plate, a polyester film, or an acrylic resin film is used.
  • an ultraviolet curable resin or a thermosetting resin can be used, in addition to an inert gas such as nitrogen or argon.
  • an inert gas such as nitrogen or argon.
  • PVC polyvinyl chloride
  • acrylic resin polyimide
  • epoxy resin polyimide
  • epoxy resin polyimide
  • silicone resin polyimide
  • EVA ethylene vinyl acetate
  • nitrogen may be used as the filler.
  • an optical film such as a polarizing plate, a circularly polarizing plate (including an elliptically polarizing plate), a retardation plate (a quarter-wave plate or a half-wave plate), or a color filter may be provided as appropriate on a light-emitting surface of the light-emitting element.
  • the polarizing plate or the circularly polarizing plate may be provided with an anti-reflection film. For example, anti-glare treatment by which reflected light can be diffused by projections and depressions on the surface so as to reduce the glare can be performed.
  • a light-emitting display device (display panel) can be manufactured.
  • the transistors including an oxide semiconductor layer to which hydrogen is supplied which are described in the above embodiments, have high field-effect mobility.
  • a light-emitting display device is manufactured using such a transistor as in this embodiment, a light-emitting display device having excellent display characteristics is realized.
  • This embodiment can be implemented in combination with any of the structures described in the other embodiments as appropriate.
  • the thin film transistors whose on-state current and field-effect mobility are increased by supply of hydrogen can be used for electronic paper in which electronic ink is driven by an element electrically connected to a switching element.
  • the electronic paper is also referred to as an electrophoretic display device (an electrophoretic display) and is advantageous in that it has the same level of readability as plain paper, it has lower power consumption than other display devices, and it can be made thin and lightweight.
  • Electrophoretic displays can have various modes.
  • electrophoretic displays contain a plurality of microcapsules dispersed in a solvent or a solute, and each microcapsule contains first particles which are positively charged and second particles which are negatively charged.
  • first particles and second particles which are negatively charged.
  • the particles in the microcapsules move in opposite directions to each other and only the color of the particles gathering on one side is displayed.
  • the first particles and the second particles each contain pigment and do not move without an electric field.
  • the first particles and the second particles have different colors (which may be colorless).
  • An electrophoretic display is thus a display that utilizes a so-called dielectrophoretic effect by which a substance having a high dielectric constant moves to a high-electric field region.
  • a solution in which the above microcapsules are dispersed in a solvent is referred to as electronic ink.
  • This electronic ink can be printed on a surface of glass, plastic, cloth, paper, or the like. Furthermore, by using a color filter or particles that have a pigment, color display can also be achieved.
  • an active matrix display device when a plurality of the microcapsules are arranged as appropriate over an active matrix substrate so as to be interposed between two electrodes, an active matrix display device can be completed, and thus display can be performed by application of an electric field to the microcapsules.
  • an active matrix substrate an active matrix substrate using any of the transistors including an oxide semiconductor layer to which hydrogen is supplied, which are described in the above embodiments, can be used, for example.
  • first particles and the second particles in the microcapsules can be formed using a single material selected from a conductive material, an insulating material, a semiconductor material, a magnetic material, a liquid crystal material, a ferroelectric material, an electroluminescent material, an electrochromic material, and a magnetophoretic material, or formed using a composite material of such a material.
  • FIG. 10 illustrates active matrix electronic paper as an example of the semiconductor device.
  • a transistor 581 used in the semiconductor device can be manufactured in a manner similar to that of the transistors of the above embodiments and is a transistor having high mobility which include an oxide semiconductor layer to which hydrogen is supplied.
  • an insulating layer 584 is an insulating film containing hydrogen and is provided for supplying hydrogen to an oxide semiconductor material.
  • the electronic paper in FIG. 10 is an example of a display device using a twisting ball display system.
  • the twisting ball display system refers to a method in which spherical particles each colored in black and white are arranged between a first electrode layer and a second electrode layer which are electrode layers used for a display element, and a potential difference is generated between the first electrode layer and the second electrode layer to control orientation of the spherical particles, so that display is performed.
  • the transistor 581 formed over a substrate 580 is a transistor having a bottom gate structure and is covered with an insulating layer 583 which is in contact with the semiconductor layer.
  • a source or drain electrode layer of the transistor 581 is in contact with a first electrode layer 587 at an opening formed in the insulating layer 583, the insulating layer 584, and an insulating layer 585, whereby the transistor 581 is electrically connected to the first electrode layer 587.
  • Spherical particles exist between the first electrode layer 587 and a second electrode layer 588 provided on a substrate 596.
  • the spherical particles each include a black region 590a, a white region 590b, and a cavity 594 filled with liquid around the regions.
  • a space around the cavity 594 is filled with a filler 595 such as a resin (see FIG. 10).
  • the first electrode layer 587 and the second electrode layer 588 correspond to a pixel electrode and a common electrode, respectively.
  • the second electrode layer 588 is electrically connected to a common potential line provided over the same insulating substrate as the transistor 581. With the use of a common connection portion, the second electrode layer 588 and the common potential line can be electrically connected to each other through conductive particles provided between the pair of substrates.
  • an electrophoretic element may be used instead of the twisting ball.
  • the white microparticles and black microparticles move to opposite sides from each other, so that white or black can be displayed.
  • a display element using this principle is an electrophoretic display element and is generally called electronic paper.
  • the electrophoretic display element has a higher reflectivity than a liquid crystal display element and thus, an auxiliary light is unnecessary, power consumption is low, and a display portion can be recognized in a dim place.
  • an image which has been displayed once can be maintained. Accordingly, a displayed image can be stored even if a semiconductor device having a display function (which may be referred to as a display device simply or a semiconductor device provided with a display device) is distanced from a radio wave source.
  • a so-called electronic paper is manufactured using a transistor described in any of the above embodiments.
  • the transistor has high field-effect mobility, and when electronic paper is manufactured using the transistor, the electronic paper can have excellent display characteristics.
  • This embodiment can be implemented in combination with any of the structures described in the other embodiments as appropriate.
  • a semiconductor device disclosed in this specification can be applied to a variety of electronic devices (including game machines).
  • electronic devices are a television device (also referred to as a television or a television receiver), a monitor of a computer or the like, a camera such as a digital camera or a digital video camera, a digital photo frame, a mobile phone (also referred to as a cellular phone or a mobile phone device), a portable game console, a portable information terminal, an audio playback device, a large-sized game machine such as a pinball machine, and the like.
  • FIG. HA illustrates a laptop personal computer manufactured by mounting at least a display device as a component, which includes a main body 3001, a housing 3002, a display portion 3003, a keyboard 3004, and the like.
  • the laptop personal computer includes the liquid crystal display device described in Embodiment 6.
  • FIG. 11B is a portable information terminal (PDA) manufactured by mounting at least a display device as a component.
  • a main body 3021 is provided with a display portion 3023, an external interface 3025, an operation button 3024, and the like.
  • the portable information terminal includes the light-emitting display device described in Embodiment 7.
  • FIG. llC illustrates an e-book reader on which the electronic paper described in
  • Embodiment 8 is mounted as a component.
  • FIG. 11C illustrates an e-book reader 2700.
  • the e-book reader 2700 includes two housings, a housing 2701 and a housing 2703.
  • the housing 2701 and the housing 2703 are combined with a hinge 2711 so that the e-book reader 2700 can be opened and closed with the hinge 2711 as an axis.
  • the e-book reader 2700 can operate like a paper book.
  • a display portion 2705 and a display portion 2707 are incorporated in the housing 2701 and the housing 2703, respectively.
  • the display portion 2705 and the display portion 2707 may display one image or different images.
  • the right display portion can display text
  • the left display portion can display graphics.
  • FIG. llC illustrates an example in which the housing 2701 is provided with an operation portion and the like.
  • the housing 2701 is provided with a power switch 2721, an operation key 2723, a speaker 2725, and the like.
  • the operation key 2723 pages can be turned.
  • a keyboard, a pointing device, or the like may also be provided on the surface of the housing, on which the display portion is provided.
  • an external connection terminal (an earphone terminal, a USB terminal, a terminal that can be connected to various cables such as an AC adapter and a USB cable, or the like), a recording medium insertion portion, and the like may be provided on the back surface or the side surface of the housing.
  • the e-book reader 2700 may have a function of an electronic dictionary.
  • the e-book reader 2700 may have a configuration capable of wirelessly transmitting and receiving data. Through wireless communication, desired book data or the like can be purchased and downloaded from an electronic book server. [0255]
  • FIG. 11D is a mobile phone manufactured by mounting at least a display device as a component, which includes two housings, a housing 2800 and a housing 2801.
  • the housing 2801 includes a display panel 2802, a speaker 2803, a microphone 2804, a pointing device 2806, a camera lens 2807, an external connection terminal 2808, and the like.
  • the housing 2800 is provided with a solar cell 2810 for charging the portable information terminal, an external memory slot 2811, and the like. Further, an antenna is incorporated in the housing 2801.
  • the display panel 2802 is provided with a touch panel.
  • a plurality of operation keys 2805 which is displayed as images is illustrated by dashed lines in FIG. 11D.
  • the display panel 2802 is also mounted with a booster circuit for raising a voltage output from the solar cell 2810 to a voltage needed for each circuit.
  • the display direction can be appropriately changed depending on a usage pattern.
  • the display device is provided with the camera lens 2807 on the same surface as the display panel 2802, and thus it can be used as a video phone.
  • the speaker 2803 and the microphone 2804 can be used for videophone calls, recording and playing sound, and the like as well as voice calls.
  • the housings 2800 and 2801 in a state where they are developed as illustrated in FIG. 11 D can shift by sliding so that one is lapped over the other; therefore, the size of the mobile phone can be reduced, which makes the mobile phone suitable for being carried.
  • the external connection terminal 2808 can be connected to an AC adapter and various types of cables such as a USB cable, and charging and data communication with a personal computer are possible. Moreover, a large amount of data can be stored by inserting a storage medium into the external memory slot 2811 and can be moved.
  • an infrared communication function may be provided.
  • FIG. HE is a digital camera manufactured by mounting at least a display 66 JP2010/070254
  • a device as a component, which includes a main body 3051, a display portion (A) 3057, an eyepiece 3053, operation switches 3054, a display portion (B) 3055, a battery 3056, and the like.
  • FIG. 12 illustrates a television device 9600.
  • a display portion 9603 is incorporated in a housing 9601.
  • the display portion 9603 can display images.
  • the housing 9601 is supported by a stand 9605.
  • the television device 9600 can be operated with an operation switch of the housing 9601 or a separate remote controller 9610. Channels and volume can be switched and controlled with an operation key 9609 of the remote controller 9610 so that an image displayed on the display portion 9603 can be controlled. Furthermore, the remote controller 9610 may be provided with a display portion 9607 for displaying data output from the remote controller 9610.
  • the television device 9600 is provided with a receiver, a modem, and the like. With the use of the receiver, general television broadcasting can be received. Moreover, when the display device is connected to a communication network with or without wires via the modem, one-way (from a sender to a receiver) or two-way (between a sender and a receiver or between receivers) information communication can be performed.
  • a plurality of transistors described in any of the above embodiments is provided as pixel switching elements in the display portion 9603, and a transistor having high mobility described in any of the above embodiments is disposed in a driver circuit which is formed over the same insulating substrate as the pixel portion 9603.
  • Embodiments 1 to 8 can be freely combined with any one of Embodiments 1 to 8.
  • This application is based on Japanese Patent Application serial no. 2009-279002 filed with Japan Patent Office on December 8, 2009, the entire contents of which are hereby incorporated by reference.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Electroluminescent Light Sources (AREA)
  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

L'invention porte sur un procédé de fabrication d'un dispositif à semi-conducteurs, qui comprend les étapes de formation d'une couche d'électrode de grille sur un substrat ayant une surface isolante, formation d'une couche d'isolation de grille sur la couche d'électrode de grille, formation d'une couche oxyde-semi-conducteur sur la couche d'isolation de grille, formation d'une couche d'électrode de source et d'une couche d'électrode de drain sur la couche oxyde-semi-conducteur, formation d'une couche isolante contenant de l'oxygène sur la couche oxyde-semi-conducteur, la couche électrode de source et la couche d'électrode de drain et, après la formation d'une couche isolante contenant de l'hydrogène sur la couche isolante contenant de l'oxygène, exécution d'un traitement thermique de telle sorte que l'hydrogène contenu dans la couche isolante contenant de l'hydrogène est fourni au moins à la couche oxyde-semi-conducteur.
PCT/JP2010/070254 2009-12-08 2010-11-09 Dispositif à semi-conducteurs et son procédé de fabrication WO2011070892A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020137020034A KR101511076B1 (ko) 2009-12-08 2010-11-09 반도체 장치 및 그 제작 방법

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2009-279002 2009-12-08
JP2009279002 2009-12-08

Publications (1)

Publication Number Publication Date
WO2011070892A1 true WO2011070892A1 (fr) 2011-06-16

Family

ID=44081147

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2010/070254 WO2011070892A1 (fr) 2009-12-08 2010-11-09 Dispositif à semi-conducteurs et son procédé de fabrication

Country Status (5)

Country Link
US (2) US8420553B2 (fr)
JP (10) JP5731180B2 (fr)
KR (2) KR20120106786A (fr)
TW (2) TWI529811B (fr)
WO (1) WO2011070892A1 (fr)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9601631B2 (en) 2011-11-30 2017-03-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US9905516B2 (en) 2011-09-26 2018-02-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US10229934B2 (en) 2012-12-25 2019-03-12 Semiconductor Energy Laboratory Co., Ltd. Resistor, display device, and electronic device
US11011648B2 (en) 2014-02-05 2021-05-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US11239372B2 (en) 2014-05-29 2022-02-01 Semiconductor Energy Laboratory Co., Ltd. Imaging element, electronic appliance, method for driving imaging device, and method for driving electronic appliance
US11817508B2 (en) 2017-03-03 2023-11-14 Semiconductor Energy Laboratory Co., Ltd. Methods for manufacturing a semiconductor device having a metal oxide layer with a concentration gradient of oxygen and an insulating layer with excess oxygen

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101835300B1 (ko) 2009-12-08 2018-03-08 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 그 제작 방법
KR20120106786A (ko) * 2009-12-08 2012-09-26 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 그 제작 방법
CN105140245B (zh) * 2009-12-18 2018-07-17 株式会社半导体能源研究所 液晶显示设备和电子设备
JP2012033836A (ja) * 2010-08-03 2012-02-16 Canon Inc トップゲート型薄膜トランジスタ及びこれを備えた表示装置
US20120032172A1 (en) * 2010-08-06 2012-02-09 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9646829B2 (en) * 2011-03-04 2017-05-09 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
JP4982619B1 (ja) * 2011-07-29 2012-07-25 富士フイルム株式会社 半導体素子の製造方法及び電界効果型トランジスタの製造方法
JP5740270B2 (ja) 2011-09-27 2015-06-24 株式会社東芝 薄膜トランジスタ、その製造方法、および表示装置
TWI483344B (zh) 2011-11-28 2015-05-01 Au Optronics Corp 陣列基板及其製作方法
CN103988288B (zh) * 2011-12-05 2016-10-12 夏普株式会社 半导体装置
JP6194140B2 (ja) * 2012-02-23 2017-09-06 株式会社半導体エネルギー研究所 半導体装置の作製方法
CN104285302B (zh) * 2012-05-10 2017-08-22 株式会社半导体能源研究所 半导体装置
TWI596778B (zh) 2012-06-29 2017-08-21 半導體能源研究所股份有限公司 半導體裝置及半導體裝置的製造方法
JP5779161B2 (ja) * 2012-09-26 2015-09-16 株式会社東芝 薄膜トランジスタおよび表示装置
TWI515912B (zh) * 2013-05-08 2016-01-01 友達光電股份有限公司 半導體元件
US9419181B2 (en) * 2013-05-13 2016-08-16 Infineon Technologies Dresden Gmbh Electrode, an electronic device, and a method for manufacturing an optoelectronic device
WO2015132697A1 (fr) * 2014-03-07 2015-09-11 Semiconductor Energy Laboratory Co., Ltd. Dispositif à semi-conducteur
KR101561924B1 (ko) * 2014-06-12 2015-10-22 연세대학교 산학협력단 산화물 박막 후처리 방법, 및 그를 이용한 반도체 소자 제조 방법
JP6659255B2 (ja) * 2014-09-02 2020-03-04 株式会社神戸製鋼所 薄膜トランジスタ
WO2016035503A1 (fr) * 2014-09-02 2016-03-10 株式会社神戸製鋼所 Transistor a couches minces
KR102279884B1 (ko) 2014-12-05 2021-07-22 삼성디스플레이 주식회사 박막 트랜지스터 기판 및 그 제조 방법
CN113223967A (zh) * 2015-03-03 2021-08-06 株式会社半导体能源研究所 半导体装置、该半导体装置的制造方法或包括该半导体装置的显示装置
TWI686870B (zh) * 2015-03-03 2020-03-01 日商半導體能源研究所股份有限公司 半導體裝置、顯示裝置及使用該顯示裝置之電子裝置
JP2017003976A (ja) * 2015-06-15 2017-01-05 株式会社半導体エネルギー研究所 表示装置
JP2017041536A (ja) * 2015-08-20 2017-02-23 株式会社ジャパンディスプレイ 半導体装置及び半導体装置の製造方法
CN108352411B (zh) 2015-10-29 2020-11-27 三菱电机株式会社 薄膜晶体管基板
US10062626B2 (en) 2016-07-26 2018-08-28 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
CN106298880B (zh) * 2016-10-13 2019-08-27 中山大学 氧化物薄膜及制备方法、晶体管及制备方法、显示背板
CN106531782A (zh) * 2016-11-21 2017-03-22 陕西师范大学 一种金属氧化物薄膜晶体管及其制备方法
CN108766972B (zh) * 2018-05-11 2021-10-22 京东方科技集团股份有限公司 薄膜晶体管及其制作方法、显示基板
CN110911382B (zh) * 2018-09-14 2021-06-25 群创光电股份有限公司 天线装置
CN110630731A (zh) 2019-09-03 2019-12-31 精进电动科技股份有限公司 一种减速器水冷结构和减速器总成
US11444025B2 (en) * 2020-06-18 2022-09-13 Taiwan Semiconductor Manufacturing Company, Ltd. Transistor and fabrication method thereof
US20230378368A1 (en) * 2022-05-20 2023-11-23 Applied Materials, Inc. Regeneration anneal of metal oxide thin-film transistors

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007194594A (ja) * 2005-12-19 2007-08-02 Kochi Prefecture Sangyo Shinko Center 薄膜トランジスタ
JP2007529119A (ja) * 2004-03-12 2007-10-18 ヒューレット−パッカード デベロップメント カンパニー エル．ピー． 複合金属酸化物を含むチャネルを有する半導体デバイス
JP2009253159A (ja) * 2008-04-09 2009-10-29 Sharp Corp 半導体記憶装置、表示装置及び機器
JP2009278078A (ja) * 2008-04-18 2009-11-26 Semiconductor Energy Lab Co Ltd 半導体装置

Family Cites Families (153)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60198861A (ja) 1984-03-23 1985-10-08 Fujitsu Ltd 薄膜トランジスタ
JPH0244256B2 (ja) 1987-01-28 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn2o5deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244260B2 (ja) 1987-02-24 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn5o8deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPS63210023A (ja) 1987-02-24 1988-08-31 Natl Inst For Res In Inorg Mater ＩｎＧａＺｎ↓４Ｏ↓７で示される六方晶系の層状構造を有する化合物およびその製造法
JPH0244258B2 (ja) 1987-02-24 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn3o6deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244262B2 (ja) 1987-02-27 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn6o9deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244263B2 (ja) 1987-04-22 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn7o10deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH05251705A (ja) 1992-03-04 1993-09-28 Fuji Xerox Co Ltd 薄膜トランジスタ
JP3479375B2 (ja) 1995-03-27 2003-12-15 科学技術振興事業団 亜酸化銅等の金属酸化物半導体による薄膜トランジスタとｐｎ接合を形成した金属酸化物半導体装置およびそれらの製造方法
DE69635107D1 (de) 1995-08-03 2005-09-29 Koninkl Philips Electronics Nv Halbleiteranordnung mit einem transparenten schaltungselement
JP3625598B2 (ja) 1995-12-30 2005-03-02 三星電子株式会社 液晶表示装置の製造方法
TWI227531B (en) * 1997-03-05 2005-02-01 Hitachi Ltd Manufacturing method of semiconductor integrated circuit device
JP4170454B2 (ja) 1998-07-24 2008-10-22 Ｈｏｙａ株式会社 透明導電性酸化物薄膜を有する物品及びその製造方法
JP2000150861A (ja) 1998-11-16 2000-05-30 Tdk Corp 酸化物薄膜
JP3276930B2 (ja) 1998-11-17 2002-04-22 科学技術振興事業団 トランジスタ及び半導体装置
TW460731B (en) 1999-09-03 2001-10-21 Ind Tech Res Inst Electrode structure and production method of wide viewing angle LCD
JP4089858B2 (ja) 2000-09-01 2008-05-28 国立大学法人東北大学 半導体デバイス
KR20020038482A (ko) 2000-11-15 2002-05-23 모리시타 요이찌 박막 트랜지스터 어레이, 그 제조방법 및 그것을 이용한표시패널
JP3997731B2 (ja) 2001-03-19 2007-10-24 富士ゼロックス株式会社 基材上に結晶性半導体薄膜を形成する方法
JP2002289859A (ja) 2001-03-23 2002-10-04 Minolta Co Ltd 薄膜トランジスタ
JP4090716B2 (ja) 2001-09-10 2008-05-28 雅司 川崎 薄膜トランジスタおよびマトリクス表示装置
JP3925839B2 (ja) 2001-09-10 2007-06-06 シャープ株式会社 半導体記憶装置およびその試験方法
JP4164562B2 (ja) 2002-09-11 2008-10-15 独立行政法人科学技術振興機構 ホモロガス薄膜を活性層として用いる透明薄膜電界効果型トランジスタ
WO2003040441A1 (fr) 2001-11-05 2003-05-15 Japan Science And Technology Agency Film mince monocristallin homologue a super-reseau naturel, procede de preparation et dispositif dans lequel est utilise ledit film mince monocristallin
JP4083486B2 (ja) 2002-02-21 2008-04-30 独立行政法人科学技術振興機構 ＬｎＣｕＯ（Ｓ，Ｓｅ，Ｔｅ）単結晶薄膜の製造方法
CN1445821A (zh) 2002-03-15 2003-10-01 三洋电机株式会社 ZnO膜和ZnO半导体层的形成方法、半导体元件及其制造方法
JP3933591B2 (ja) 2002-03-26 2007-06-20 淳二 城戸 有機エレクトロルミネッセント素子
US7339187B2 (en) 2002-05-21 2008-03-04 State Of Oregon Acting By And Through The Oregon State Board Of Higher Education On Behalf Of Oregon State University Transistor structures
JP2004022625A (ja) 2002-06-13 2004-01-22 Murata Mfg Co Ltd 半導体デバイス及び該半導体デバイスの製造方法
US7105868B2 (en) 2002-06-24 2006-09-12 Cermet, Inc. High-electron mobility transistor with zinc oxide
US7067843B2 (en) 2002-10-11 2006-06-27 E. I. Du Pont De Nemours And Company Transparent oxide semiconductor thin film transistors
JP4166105B2 (ja) 2003-03-06 2008-10-15 シャープ株式会社 半導体装置およびその製造方法
JP2004273732A (ja) 2003-03-07 2004-09-30 Sharp Corp アクティブマトリクス基板およびその製造方法
JP2004311702A (ja) * 2003-04-07 2004-11-04 Sumitomo Heavy Ind Ltd 薄膜トランジスタの製造方法および薄膜トランジスタ
JP4108633B2 (ja) 2003-06-20 2008-06-25 シャープ株式会社 薄膜トランジスタおよびその製造方法ならびに電子デバイス
US7262463B2 (en) 2003-07-25 2007-08-28 Hewlett-Packard Development Company, L.P. Transistor including a deposited channel region having a doped portion
DE102004038800A1 (de) * 2003-08-13 2005-03-31 Dsm Ip Assets B.V. Herstellung von Tocol, Tocolderivaten und Tocopherolen
DE10349749B3 (de) * 2003-10-23 2005-05-25 Infineon Technologies Ag Anti-Fuse-Verbindung für integrierte Schaltungen sowie Verfahren zur Herstellung von Anti-Fuse-Verbindungen
JP2005228819A (ja) 2004-02-10 2005-08-25 Mitsubishi Electric Corp 半導体装置
US7145174B2 (en) 2004-03-12 2006-12-05 Hewlett-Packard Development Company, Lp. Semiconductor device
US7282782B2 (en) 2004-03-12 2007-10-16 Hewlett-Packard Development Company, L.P. Combined binary oxide semiconductor device
CN102867855B (zh) 2004-03-12 2015-07-15 独立行政法人科学技术振兴机构 薄膜晶体管及其制造方法
US7211825B2 (en) 2004-06-14 2007-05-01 Yi-Chi Shih Indium oxide-based thin film transistors and circuits
JP2006100760A (ja) 2004-09-02 2006-04-13 Casio Comput Co Ltd 薄膜トランジスタおよびその製造方法
US7285501B2 (en) 2004-09-17 2007-10-23 Hewlett-Packard Development Company, L.P. Method of forming a solution processed device
JP4754798B2 (ja) * 2004-09-30 2011-08-24 株式会社半導体エネルギー研究所 表示装置の作製方法
US7298084B2 (en) 2004-11-02 2007-11-20 3M Innovative Properties Company Methods and displays utilizing integrated zinc oxide row and column drivers in conjunction with organic light emitting diodes
AU2005302963B2 (en) 2004-11-10 2009-07-02 Cannon Kabushiki Kaisha Light-emitting device
US7863611B2 (en) 2004-11-10 2011-01-04 Canon Kabushiki Kaisha Integrated circuits utilizing amorphous oxides
US7453065B2 (en) 2004-11-10 2008-11-18 Canon Kabushiki Kaisha Sensor and image pickup device
JP5126730B2 (ja) * 2004-11-10 2013-01-23 キヤノン株式会社 電界効果型トランジスタの製造方法
RU2369940C2 (ru) 2004-11-10 2009-10-10 Кэнон Кабусики Кайся Аморфный оксид и полевой транзистор с его использованием
US7791072B2 (en) 2004-11-10 2010-09-07 Canon Kabushiki Kaisha Display
CA2585071A1 (fr) 2004-11-10 2006-05-18 Canon Kabushiki Kaisha Transistor a effet de champ utilisant un oxyde amorphe
US7829444B2 (en) 2004-11-10 2010-11-09 Canon Kabushiki Kaisha Field effect transistor manufacturing method
US7180066B2 (en) * 2004-11-24 2007-02-20 Chang-Hua Qiu Infrared detector composed of group III-V nitrides
US7579224B2 (en) 2005-01-21 2009-08-25 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a thin film semiconductor device
TWI562380B (en) 2005-01-28 2016-12-11 Semiconductor Energy Lab Co Ltd Semiconductor device, electronic device, and method of manufacturing semiconductor device
TWI481024B (zh) 2005-01-28 2015-04-11 Semiconductor Energy Lab 半導體裝置，電子裝置，和半導體裝置的製造方法
US7858451B2 (en) 2005-02-03 2010-12-28 Semiconductor Energy Laboratory Co., Ltd. Electronic device, semiconductor device and manufacturing method thereof
US7948171B2 (en) 2005-02-18 2011-05-24 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US20060197092A1 (en) 2005-03-03 2006-09-07 Randy Hoffman System and method for forming conductive material on a substrate
US8681077B2 (en) 2005-03-18 2014-03-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, and display device, driving method and electronic apparatus thereof
US7544967B2 (en) 2005-03-28 2009-06-09 Massachusetts Institute Of Technology Low voltage flexible organic/transparent transistor for selective gas sensing, photodetecting and CMOS device applications
US7645478B2 (en) 2005-03-31 2010-01-12 3M Innovative Properties Company Methods of making displays
US8300031B2 (en) 2005-04-20 2012-10-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising transistor having gate and drain connected through a current-voltage conversion element
JP2006344849A (ja) 2005-06-10 2006-12-21 Casio Comput Co Ltd 薄膜トランジスタ
US7402506B2 (en) 2005-06-16 2008-07-22 Eastman Kodak Company Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby
US7691666B2 (en) 2005-06-16 2010-04-06 Eastman Kodak Company Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby
US7507618B2 (en) 2005-06-27 2009-03-24 3M Innovative Properties Company Method for making electronic devices using metal oxide nanoparticles
US8115206B2 (en) * 2005-07-22 2012-02-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
KR100711890B1 (ko) 2005-07-28 2007-04-25 삼성에스디아이 주식회사 유기 발광표시장치 및 그의 제조방법
JP2007059128A (ja) 2005-08-23 2007-03-08 Canon Inc 有機ｅｌ表示装置およびその製造方法
JP4850457B2 (ja) 2005-09-06 2012-01-11 キヤノン株式会社 薄膜トランジスタ及び薄膜ダイオード
JP5116225B2 (ja) 2005-09-06 2013-01-09 キヤノン株式会社 酸化物半導体デバイスの製造方法
JP2007073705A (ja) 2005-09-06 2007-03-22 Canon Inc 酸化物半導体チャネル薄膜トランジスタおよびその製造方法
JP4560502B2 (ja) 2005-09-06 2010-10-13 キヤノン株式会社 電界効果型トランジスタ
JP4280736B2 (ja) 2005-09-06 2009-06-17 キヤノン株式会社 半導体素子
JP5064747B2 (ja) 2005-09-29 2012-10-31 株式会社半導体エネルギー研究所 半導体装置、電気泳動表示装置、表示モジュール、電子機器、及び半導体装置の作製方法
JP5078246B2 (ja) 2005-09-29 2012-11-21 株式会社半導体エネルギー研究所 半導体装置、及び半導体装置の作製方法
EP1995787A3 (fr) 2005-09-29 2012-01-18 Semiconductor Energy Laboratory Co, Ltd. Dispositif de semi-conducteur disposant d'une couche de semi-conducteur d'oxyde et son procédé de fabrication
JP5037808B2 (ja) 2005-10-20 2012-10-03 キヤノン株式会社 アモルファス酸化物を用いた電界効果型トランジスタ、及び該トランジスタを用いた表示装置
US7524713B2 (en) 2005-11-09 2009-04-28 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
CN101577293B (zh) 2005-11-15 2012-09-19 株式会社半导体能源研究所 半导体器件及其制造方法
TWI292281B (en) 2005-12-29 2008-01-01 Ind Tech Res Inst Pixel structure of active organic light emitting diode and method of fabricating the same
US7867636B2 (en) 2006-01-11 2011-01-11 Murata Manufacturing Co., Ltd. Transparent conductive film and method for manufacturing the same
JP4977478B2 (ja) 2006-01-21 2012-07-18 三星電子株式会社 ＺｎＯフィルム及びこれを用いたＴＦＴの製造方法
US7576394B2 (en) 2006-02-02 2009-08-18 Kochi Industrial Promotion Center Thin film transistor including low resistance conductive thin films and manufacturing method thereof
US7977169B2 (en) 2006-02-15 2011-07-12 Kochi Industrial Promotion Center Semiconductor device including active layer made of zinc oxide with controlled orientations and manufacturing method thereof
JP5015471B2 (ja) * 2006-02-15 2012-08-29 財団法人高知県産業振興センター 薄膜トランジスタ及びその製法
KR20070101595A (ko) 2006-04-11 2007-10-17 삼성전자주식회사 ＺｎＯ ＴＦＴ
US20070252928A1 (en) 2006-04-28 2007-11-01 Toppan Printing Co., Ltd. Structure, transmission type liquid crystal display, reflection type display and manufacturing method thereof
JP5028033B2 (ja) 2006-06-13 2012-09-19 キヤノン株式会社 酸化物半導体膜のドライエッチング方法
JP4609797B2 (ja) 2006-08-09 2011-01-12 Ｎｅｃ液晶テクノロジー株式会社 薄膜デバイス及びその製造方法
JP4999400B2 (ja) 2006-08-09 2012-08-15 キヤノン株式会社 酸化物半導体膜のドライエッチング方法
JP5127183B2 (ja) * 2006-08-23 2013-01-23 キヤノン株式会社 アモルファス酸化物半導体膜を用いた薄膜トランジスタの製造方法
JP5128792B2 (ja) * 2006-08-31 2013-01-23 財団法人高知県産業振興センター 薄膜トランジスタの製法
JP4332545B2 (ja) 2006-09-15 2009-09-16 キヤノン株式会社 電界効果型トランジスタ及びその製造方法
JP5164357B2 (ja) 2006-09-27 2013-03-21 キヤノン株式会社 半導体装置及び半導体装置の製造方法
JP4274219B2 (ja) 2006-09-27 2009-06-03 セイコーエプソン株式会社 電子デバイス、有機エレクトロルミネッセンス装置、有機薄膜半導体装置
US7622371B2 (en) 2006-10-10 2009-11-24 Hewlett-Packard Development Company, L.P. Fused nanocrystal thin film semiconductor and method
US7772021B2 (en) 2006-11-29 2010-08-10 Samsung Electronics Co., Ltd. Flat panel displays comprising a thin-film transistor having a semiconductive oxide in its channel and methods of fabricating the same for use in flat panel displays
JP2008140684A (ja) 2006-12-04 2008-06-19 Toppan Printing Co Ltd カラーｅｌディスプレイおよびその製造方法
US8058675B2 (en) * 2006-12-27 2011-11-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device using the same
KR101303578B1 (ko) 2007-01-05 2013-09-09 삼성전자주식회사 박막 식각 방법
US8207063B2 (en) 2007-01-26 2012-06-26 Eastman Kodak Company Process for atomic layer deposition
KR101410926B1 (ko) 2007-02-16 2014-06-24 삼성전자주식회사 박막 트랜지스터 및 그 제조방법
JP2008235871A (ja) * 2007-02-20 2008-10-02 Canon Inc 薄膜トランジスタの形成方法及び表示装置
KR100851215B1 (ko) 2007-03-14 2008-08-07 삼성에스디아이 주식회사 박막 트랜지스터 및 이를 이용한 유기 전계 발광표시장치
JP5306179B2 (ja) * 2007-03-20 2013-10-02 出光興産株式会社 スパッタリングターゲット、酸化物半導体膜及び半導体デバイス
US8173487B2 (en) 2007-04-06 2012-05-08 Sharp Kabushiki Kaisha Semiconductor element, method for manufacturing same, and electronic device including same
WO2008126879A1 (fr) 2007-04-09 2008-10-23 Canon Kabushiki Kaisha Appareil électroluminescent et son procédé de production
JP5197058B2 (ja) 2007-04-09 2013-05-15 キヤノン株式会社 発光装置とその作製方法
US7795613B2 (en) 2007-04-17 2010-09-14 Toppan Printing Co., Ltd. Structure with transistor
KR101325053B1 (ko) * 2007-04-18 2013-11-05 삼성디스플레이 주식회사 박막 트랜지스터 기판 및 이의 제조 방법
KR20080094300A (ko) 2007-04-19 2008-10-23 삼성전자주식회사 박막 트랜지스터 및 그 제조 방법과 박막 트랜지스터를포함하는 평판 디스플레이
KR101334181B1 (ko) 2007-04-20 2013-11-28 삼성전자주식회사 선택적으로 결정화된 채널층을 갖는 박막 트랜지스터 및 그제조 방법
CN101663762B (zh) 2007-04-25 2011-09-21 佳能株式会社 氧氮化物半导体
KR101345376B1 (ko) 2007-05-29 2013-12-24 삼성전자주식회사 ＺｎＯ 계 박막 트랜지스터 및 그 제조방법
JP2009031750A (ja) * 2007-06-28 2009-02-12 Fujifilm Corp 有機ｅｌ表示装置およびその製造方法
JP5354999B2 (ja) * 2007-09-26 2013-11-27 キヤノン株式会社 電界効果型トランジスタの製造方法
JP4759598B2 (ja) * 2007-09-28 2011-08-31 キヤノン株式会社 薄膜トランジスタ、その製造方法及びそれを用いた表示装置
JP2009135430A (ja) * 2007-10-10 2009-06-18 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
JP5366517B2 (ja) * 2007-12-03 2013-12-11 株式会社半導体エネルギー研究所 半導体装置の作製方法
KR101270174B1 (ko) 2007-12-03 2013-05-31 삼성전자주식회사 산화물 반도체 박막 트랜지스터의 제조방법
JP5430846B2 (ja) * 2007-12-03 2014-03-05 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5213422B2 (ja) * 2007-12-04 2013-06-19 キヤノン株式会社 絶縁層を有する酸化物半導体素子およびそれを用いた表示装置
KR101518091B1 (ko) * 2007-12-13 2015-05-06 이데미쓰 고산 가부시키가이샤 산화물 반도체를 이용한 전계 효과형 트랜지스터 및 그 제조방법
US8202365B2 (en) 2007-12-17 2012-06-19 Fujifilm Corporation Process for producing oriented inorganic crystalline film, and semiconductor device using the oriented inorganic crystalline film
CN101911303B (zh) * 2007-12-25 2013-03-27 出光兴产株式会社 氧化物半导体场效应晶体管及其制造方法
US20100295105A1 (en) * 2007-12-27 2010-11-25 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing the same
US8119490B2 (en) * 2008-02-04 2012-02-21 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
JP2009224357A (ja) * 2008-03-13 2009-10-01 Rohm Co Ltd ＺｎＯ系トランジスタ
US8017045B2 (en) * 2008-04-16 2011-09-13 Electronics And Telecommunications Research Institute Composition for oxide semiconductor thin film and field effect transistor using the composition
JP5704790B2 (ja) * 2008-05-07 2015-04-22 キヤノン株式会社 薄膜トランジスタ、および、表示装置
US9041202B2 (en) * 2008-05-16 2015-05-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
US8455371B2 (en) 2008-05-22 2013-06-04 Idemitsu Kosan Co., Ltd. Sputtering target, method for forming amorphous oxide thin film using the same, and method for manufacturing thin film transistor
CN102037556B (zh) * 2008-05-23 2016-02-10 株式会社半导体能源研究所 半导体器件
US8314765B2 (en) 2008-06-17 2012-11-20 Semiconductor Energy Laboratory Co., Ltd. Driver circuit, display device, and electronic device
US8129718B2 (en) 2008-08-28 2012-03-06 Canon Kabushiki Kaisha Amorphous oxide semiconductor and thin film transistor using the same
JP5627071B2 (ja) 2008-09-01 2014-11-19 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP4623179B2 (ja) 2008-09-18 2011-02-02 ソニー株式会社 薄膜トランジスタおよびその製造方法
JP5451280B2 (ja) 2008-10-09 2014-03-26 キヤノン株式会社 ウルツ鉱型結晶成長用基板およびその製造方法ならびに半導体装置
US8445903B2 (en) * 2008-10-23 2013-05-21 Idemitsu Kosan Co., Ltd. Thin film transistor having a crystalline semiconductor film including indium oxide which contains a hydrogen element and method for manufacturing same
JP5616012B2 (ja) 2008-10-24 2014-10-29 株式会社半導体エネルギー研究所 半導体装置の作製方法
EP2515337B1 (fr) 2008-12-24 2016-02-24 Semiconductor Energy Laboratory Co., Ltd. Circuit de commande et dispositif semi-conducteur
CN104576748B (zh) 2009-06-30 2019-03-15 株式会社半导体能源研究所 半导体装置的制造方法
KR101810699B1 (ko) 2009-06-30 2018-01-25 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 제작 방법
WO2011058913A1 (fr) 2009-11-13 2011-05-19 Semiconductor Energy Laboratory Co., Ltd. Dispositif à semi-conducteurs et son procédé de fabrication
KR102513073B1 (ko) 2009-11-13 2023-03-24 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 그 제작 방법
KR101370301B1 (ko) 2009-11-20 2014-03-05 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치의 제작 방법
KR102250803B1 (ko) 2009-12-04 2021-05-11 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
KR20120106786A (ko) * 2009-12-08 2012-09-26 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 그 제작 방법

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007529119A (ja) * 2004-03-12 2007-10-18 ヒューレット−パッカード デベロップメント カンパニー エル．ピー． 複合金属酸化物を含むチャネルを有する半導体デバイス
JP2007194594A (ja) * 2005-12-19 2007-08-02 Kochi Prefecture Sangyo Shinko Center 薄膜トランジスタ
JP2009253159A (ja) * 2008-04-09 2009-10-29 Sharp Corp 半導体記憶装置、表示装置及び機器
JP2009278078A (ja) * 2008-04-18 2009-11-26 Semiconductor Energy Lab Co Ltd 半導体装置

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9905516B2 (en) 2011-09-26 2018-02-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US9601631B2 (en) 2011-11-30 2017-03-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US10084072B2 (en) 2011-11-30 2018-09-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US10229934B2 (en) 2012-12-25 2019-03-12 Semiconductor Energy Laboratory Co., Ltd. Resistor, display device, and electronic device
US10629625B2 (en) 2012-12-25 2020-04-21 Semiconductor Energy Laboratory Co., Ltd. Resistor, display device, and electronic device
US10978492B2 (en) 2012-12-25 2021-04-13 Semiconductor Energy Laboratory Co., Ltd. Resistor, display device, and electronic device
US11011648B2 (en) 2014-02-05 2021-05-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US11640996B2 (en) 2014-02-05 2023-05-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US11942555B2 (en) 2014-02-05 2024-03-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US11239372B2 (en) 2014-05-29 2022-02-01 Semiconductor Energy Laboratory Co., Ltd. Imaging element, electronic appliance, method for driving imaging device, and method for driving electronic appliance
US11817508B2 (en) 2017-03-03 2023-11-14 Semiconductor Energy Laboratory Co., Ltd. Methods for manufacturing a semiconductor device having a metal oxide layer with a concentration gradient of oxygen and an insulating layer with excess oxygen

Also Published As

Publication number Publication date
US20130237013A1 (en) 2013-09-12
US8946097B2 (en) 2015-02-03
JP2016178324A (ja) 2016-10-06
JP5731180B2 (ja) 2015-06-10
KR101511076B1 (ko) 2015-04-10
JP2017135394A (ja) 2017-08-03
JP2021040161A (ja) 2021-03-11
JP6805305B2 (ja) 2020-12-23
JP5100906B2 (ja) 2012-12-19
TW201347050A (zh) 2013-11-16
KR20130092631A (ko) 2013-08-20
US8420553B2 (en) 2013-04-16
JP6106312B2 (ja) 2017-03-29
TWI532102B (zh) 2016-05-01
JP2011142309A (ja) 2011-07-21
JP2015164207A (ja) 2015-09-10
TW201137986A (en) 2011-11-01
JP7004471B2 (ja) 2022-01-21
JP2022031573A (ja) 2022-02-18
JP2018078307A (ja) 2018-05-17
TWI529811B (zh) 2016-04-11
JP5938118B2 (ja) 2016-06-22
JP6309125B2 (ja) 2018-04-11
US20110133179A1 (en) 2011-06-09
JP6606160B2 (ja) 2019-11-13
KR20120106786A (ko) 2012-09-26
JP2019220705A (ja) 2019-12-26
JP2012248858A (ja) 2012-12-13
JP2024019219A (ja) 2024-02-08

Similar Documents

Publication Publication Date Title
JP6606160B2 (ja) 半導体装置の作製方法
JP6596058B2 (ja) 半導体装置
KR102462239B1 (ko) 반도체 장치
KR101768433B1 (ko) 반도체 장치 제작 방법
JP5802009B2 (ja) 半導体装置の作製方法
WO2011070900A1 (fr) Dispositif semi-conducteur et son procédé de fabrication
EP2494601A1 (fr) Dispositif à semi-conducteur et son procédé de fabrication

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10835814

Country of ref document: EP

Kind code of ref document: A1

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10835814

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20127017530

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 10835814

Country of ref document: EP

Kind code of ref document: A1