WO2010047484A3 - 클럭 신호가 임베딩된 단일 레벨 신호 전송을 이용한 디스플레이 구동 시스템 - Google Patents

클럭 신호가 임베딩된 단일 레벨 신호 전송을 이용한 디스플레이 구동 시스템 Download PDF

Info

Publication number
WO2010047484A3
WO2010047484A3 PCT/KR2009/005732 KR2009005732W WO2010047484A3 WO 2010047484 A3 WO2010047484 A3 WO 2010047484A3 KR 2009005732 W KR2009005732 W KR 2009005732W WO 2010047484 A3 WO2010047484 A3 WO 2010047484A3
Authority
WO
WIPO (PCT)
Prior art keywords
driving system
display driving
clock signal
signal
transmission
Prior art date
Application number
PCT/KR2009/005732
Other languages
English (en)
French (fr)
Other versions
WO2010047484A2 (ko
Inventor
전현규
문용환
Original Assignee
(주)실리콘웍스
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by (주)실리콘웍스 filed Critical (주)실리콘웍스
Priority to JP2010549591A priority Critical patent/JP5564440B2/ja
Priority to US12/921,246 priority patent/US8947412B2/en
Priority to CN200980121476.8A priority patent/CN102057417B/zh
Publication of WO2010047484A2 publication Critical patent/WO2010047484A2/ko
Publication of WO2010047484A3 publication Critical patent/WO2010047484A3/ko

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/04—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using circuits for interfacing with colour displays
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00—Aspects of data communication
    • G09G2370/08—Details of image data interface between the display device controller and the data line driver circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00—Aspects of data communication
    • G09G2370/14—Use of low voltage differential signaling [LVDS] for display data communication
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Signal Processing (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Security & Cryptography (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

본 발명은 디스플레이 구동 시스템에 관한 것으로서, 보다 상세하게는 데이터 신호 사이에 동일한 크기를 갖는 클럭 신호를 임베딩하여 패널 구동부로 전송하는 타이밍 제어부와, 전송된 데이터 신호로부터 임베딩된 클럭 신호를 복원한 후 클럭 훈련 기간 동안 안정화된 클럭 신호를 사용하여 데이터를 샘플링함으로써 화상 데이터를 출력하는 패널 구동부가 구비되어, 데이터 전송 속도를 최대화함과 아울러 전송 신호의 레벨 및 임베딩되는 클럭 신호의 주파수를 최소화하면서 또한 임피던스 부정합과 전자기파 간섭(EMI)를 최소화할 수 있게 한 클럭 신호가 임베딩된 데이터 전송 방식을 사용하는 단일 레벨 신호 전송을 이용한 디스플레이 구동 시스템에 관한 것이다.
PCT/KR2009/005732 2008-10-20 2009-10-07 클럭 신호가 임베딩된 단일 레벨 신호 전송을 이용한 디스플레이 구동 시스템 WO2010047484A2 (ko)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2010549591A JP5564440B2 (ja) 2008-10-20 2009-10-07 クロック信号が埋込まれた単一レベル信号伝送を利用したディスプレイ駆動システム
US12/921,246 US8947412B2 (en) 2008-10-20 2009-10-07 Display driving system using transmission of single-level embedded with clock signal
CN200980121476.8A CN102057417B (zh) 2008-10-20 2009-10-07 使用嵌入时钟信号的单一水平信号的传递的显示装置驱动系统

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2008-0102492 2008-10-20
KR1020080102492A KR100986041B1 (ko) 2008-10-20 2008-10-20 클럭 신호가 임베딩된 단일 레벨 신호 전송을 이용한 디스플레이 구동 시스템

Publications (2)

Publication Number Publication Date
WO2010047484A2 WO2010047484A2 (ko) 2010-04-29
WO2010047484A3 true WO2010047484A3 (ko) 2010-08-05

Family

ID=42119803

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2009/005732 WO2010047484A2 (ko) 2008-10-20 2009-10-07 클럭 신호가 임베딩된 단일 레벨 신호 전송을 이용한 디스플레이 구동 시스템

Country Status (6)

Country Link
US (1) US8947412B2 (ko)
JP (1) JP5564440B2 (ko)
KR (1) KR100986041B1 (ko)
CN (1) CN102057417B (ko)
TW (1) TWI452558B (ko)
WO (1) WO2010047484A2 (ko)

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20100078605A (ko) * 2008-12-30 2010-07-08 주식회사 동부하이텍 데이터 송신 및 수신 장치들
KR101169210B1 (ko) 2009-02-13 2012-07-27 주식회사 실리콘웍스 지연고정루프 기반의 클럭 복원부가 구비된 수신부 장치
KR101125504B1 (ko) * 2010-04-05 2012-03-21 주식회사 실리콘웍스 클럭 신호가 임베딩된 단일 레벨의 데이터 전송을 이용한 디스플레이 구동 시스템
KR101121958B1 (ko) * 2010-09-08 2012-03-09 주식회사 실리콘웍스 액정 디스플레이 시스템의 엘씨디 모듈 테스트 장치 및 방법
TWI457000B (zh) * 2010-10-05 2014-10-11 Aten Int Co Ltd 訊號延伸器系統及其訊號延伸器以及其傳送與接收模組
CN101997543B (zh) * 2010-11-30 2012-07-25 四川和芯微电子股份有限公司 鉴频器及实现鉴频的方法
KR101187571B1 (ko) * 2010-12-28 2012-10-05 주식회사 실리콘웍스 Ｂｅｒｔ 기능이 추가된 타이밍 컨트롤러와 소스 드라이버 사이의 데이터 전송 방법 및 장치
US9053673B2 (en) * 2011-03-23 2015-06-09 Parade Technologies, Ltd. Scalable intra-panel interface
KR101859219B1 (ko) 2011-07-25 2018-05-18 삼성디스플레이 주식회사 표시 장치 및 그 구동 방법
KR101865065B1 (ko) * 2011-08-24 2018-06-07 엘지디스플레이 주식회사 타이밍 컨트롤러 및 그 구동 방법과 이를 이용한 액정표시장치
KR101872430B1 (ko) * 2011-08-25 2018-07-31 엘지디스플레이 주식회사 액정표시장치 및 그 구동 방법
KR101885186B1 (ko) * 2011-09-23 2018-08-07 삼성전자주식회사 공유 백 채널을 통한 데이터 전송 방법 및 데이터 전송을 위한 멀티 펑션 드라이버 회로 그리고 이를 채용한 디스플레이 구동 장치
KR101978937B1 (ko) * 2012-03-16 2019-05-15 주식회사 실리콘웍스 전원 잡음에 둔감한 표시장치용 소스 드라이버
KR101327221B1 (ko) * 2012-07-06 2013-11-11 주식회사 실리콘웍스 클럭생성기, 데이터 수신부 및 마스터 클럭신호 복원방법
US8994425B2 (en) * 2012-08-03 2015-03-31 Altera Corporation Techniques for aligning and reducing skew in serial data signals
US8988416B2 (en) 2012-12-14 2015-03-24 Parade Technologies, Ltd. Power reduction technique for digital display panel with point to point intra panel interface
TWI567705B (zh) * 2012-12-27 2017-01-21 天鈺科技股份有限公司 顯示裝置及其驅動方法、時序控制電路的資料處理及輸出方法
TWI567706B (zh) * 2012-12-27 2017-01-21 天鈺科技股份有限公司 顯示裝置及其驅動方法、時序控制電路的資料處理及輸出方法
TW201430809A (zh) * 2013-01-11 2014-08-01 Sony Corp 顯示面板、像素晶片及電子機器
US9461837B2 (en) * 2013-06-28 2016-10-04 Altera Corporation Central alignment circutry for high-speed serial receiver circuits
JP6115407B2 (ja) * 2013-08-29 2017-04-19 ソニー株式会社 表示パネル、その駆動方法、および電子機器
KR102098010B1 (ko) * 2013-08-30 2020-04-07 주식회사 실리콘웍스 디스플레이 패널을 구동하는 소스 드라이버 집적회로
KR102112089B1 (ko) * 2013-10-16 2020-06-04 엘지디스플레이 주식회사 표시장치와 그 구동 방법
JP6462207B2 (ja) * 2013-11-21 2019-01-30 ラピスセミコンダクタ株式会社 表示デバイスの駆動装置
KR102113618B1 (ko) * 2013-12-02 2020-05-21 엘지디스플레이 주식회사 평판 표시 장치의 데이터 인터페이스 장치 및 방법
US9898997B2 (en) * 2014-01-27 2018-02-20 Samsung Electronics Co., Ltd. Display driving circuit
TWI545550B (zh) * 2014-07-18 2016-08-11 瑞鼎科技股份有限公司 應用於資料傳輸介面之雙向全雙工鎖定系統及其運作方法
JP6553340B2 (ja) 2014-09-09 2019-07-31 ラピスセミコンダクタ株式会社 表示装置、表示パネルのドライバ及び画像データ信号の伝送方法
KR102260328B1 (ko) * 2014-11-03 2021-06-04 삼성디스플레이 주식회사 구동 회로 및 그것을 포함하는 표시 장치
KR102237026B1 (ko) * 2014-11-05 2021-04-06 주식회사 실리콘웍스 디스플레이 장치
KR102329928B1 (ko) * 2014-12-30 2021-11-23 엘지디스플레이 주식회사 저전압 차등 시그널 시스템
KR102265723B1 (ko) * 2014-12-30 2021-06-16 엘지디스플레이 주식회사 저전압 차등 시그널 시스템 및 이를 채용한 표시장치
KR102244296B1 (ko) 2015-01-28 2021-04-27 삼성디스플레이 주식회사 커맨드 입력 방법 및 표시 시스템
KR102303914B1 (ko) * 2015-03-06 2021-09-17 주식회사 실리콘웍스 디스플레이 신호 전송 장치 및 방법
JP5974218B1 (ja) * 2015-03-19 2016-08-23 株式会社セレブレクス 画像通信装置
CN104821154B (zh) * 2015-05-29 2018-11-06 利亚德光电股份有限公司 数据传输的控制系统、方法、芯片阵列及显示器
KR102366952B1 (ko) * 2015-07-14 2022-02-23 주식회사 엘엑스세미콘 지연고정루프 기반의 클럭 복원 장치 및 이를 구비한 수신 장치
CN105096868B (zh) * 2015-08-10 2018-12-21 深圳市华星光电技术有限公司 一种驱动电路
US10140912B2 (en) * 2015-12-18 2018-11-27 Samsung Display Co., Ltd. Shared multipoint reverse link for bidirectional communication in displays
KR102522805B1 (ko) * 2016-10-31 2023-04-20 엘지디스플레이 주식회사 표시 장치
KR102513173B1 (ko) * 2017-11-15 2023-03-24 삼성전자주식회사 픽셀 그룹별 독립적 제어가 가능한 디스플레이 장치 및 방법
KR102383290B1 (ko) * 2017-11-21 2022-04-05 주식회사 엘엑스세미콘 디스플레이 장치
KR102506919B1 (ko) * 2018-03-14 2023-03-07 주식회사 엘엑스세미콘 테스트 기능을 갖는 디스플레이 구동 장치 및 이를 포함하는 디스플레이 장치
KR102553594B1 (ko) * 2018-09-14 2023-07-10 삼성전자주식회사 디스플레이 장치 및 그 제어 방법
KR20210027595A (ko) * 2019-08-29 2021-03-11 삼성디스플레이 주식회사 표시 장치 및 표시 장치의 구동 방법
US11978389B2 (en) 2020-07-30 2024-05-07 Lg Electronics Inc. Display apparatus
CN112201194B (zh) * 2020-10-21 2022-08-23 Tcl华星光电技术有限公司 显示面板及显示装置
CN114019268B (zh) * 2021-09-30 2023-06-27 惠科股份有限公司 老化测试方法、装置、设备及存储介质
TWI823377B (zh) * 2022-05-05 2023-11-21 友達光電股份有限公司 顯示驅動系統與相關顯示裝置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100562860B1 (ko) * 2005-09-23 2006-03-24 주식회사 아나패스 디스플레이, 컬럼 구동 집적회로, 멀티레벨 검출기 및멀티레벨 검출 방법
KR100583631B1 (ko) * 2005-09-23 2006-05-26 주식회사 아나패스 클록 신호가 임베딩된 멀티 레벨 시그널링을 사용하는디스플레이, 타이밍 제어부 및 컬럼 구동 집적회로
US20080012746A1 (en) * 2006-07-13 2008-01-17 Intersil Corporation Multi-level lvds data transmission with embedded word clock
KR20080066327A (ko) * 2007-01-12 2008-07-16 삼성전자주식회사 클럭 임베디드 신호를 이용한 직렬 통신 방법 및 장치

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3409768B2 (ja) * 2000-02-14 2003-05-26 Ｎｅｃエレクトロニクス株式会社 表示装置の回路
KR100361466B1 (ko) * 2000-09-02 2002-11-20 엘지.필립스 엘시디 주식회사 액정표시장치 및 그의 구동방법
JP4218249B2 (ja) * 2002-03-07 2009-02-04 株式会社日立製作所 表示装置
US7116306B2 (en) 2003-05-16 2006-10-03 Winbond Electronics Corp. Liquid crystal display and method for operating the same
US7105903B2 (en) 2004-11-18 2006-09-12 Freescale Semiconductor, Inc. Methods and structures for electrical communication with an overlying electrode for a semiconductor element
TWI292569B (en) * 2005-03-11 2008-01-11 Himax Tech Ltd Chip-on-glass liquid crystal display and transmission method thereof
TWI321300B (en) 2005-08-31 2010-03-01 Chunghwa Picture Tubes Ltd Flat panel display, image correction circuit and method of the same
US7705841B2 (en) * 2006-01-20 2010-04-27 Novatek Microelectronics Corp. Display system and method for embeddedly transmitting data signals, control signals, clock signals and setting signals
TW200734743A (en) 2006-03-15 2007-09-16 Novatek Microelectronics Corp Method of transmitting data signals and control signals using a signal data bus and related apparatus
KR100661828B1 (ko) * 2006-03-23 2006-12-27 주식회사 아나패스 직렬화된 멀티레벨 데이터 신호를 전달하기 위한디스플레이, 타이밍 제어부 및 데이터 구동부
WO2007108574A1 (en) 2006-03-23 2007-09-27 Anapass Inc. Display, timing controller and data driver for transmitting serialized multi-level data signal
US20080238895A1 (en) 2007-03-29 2008-10-02 Jin-Ho Lin Driving Device of Display Device and Related Method
CN100576293C (zh) * 2007-04-09 2009-12-30 北京巨数数字技术开发有限公司 发光元件驱动装置及其组件和状态传递方法
TWI364219B (en) * 2007-08-20 2012-05-11 Novatek Microelectronics Corp High transmission rate interface for storing both clock and data signals
KR101174768B1 (ko) 2007-12-31 2012-08-17 엘지디스플레이 주식회사 평판 표시 장치의 데이터 인터페이스 장치 및 방법
KR100883778B1 (ko) 2008-03-20 2009-02-20 주식회사 아나패스 블랭크 기간에 클록 신호를 전송하는 디스플레이 및 방법
JP4990315B2 (ja) 2008-03-20 2012-08-01 アナパス・インコーポレーテッド ブランク期間にクロック信号を伝送するディスプレイ装置及び方法
KR101125504B1 (ko) * 2010-04-05 2012-03-21 주식회사 실리콘웍스 클럭 신호가 임베딩된 단일 레벨의 데이터 전송을 이용한 디스플레이 구동 시스템

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100562860B1 (ko) * 2005-09-23 2006-03-24 주식회사 아나패스 디스플레이, 컬럼 구동 집적회로, 멀티레벨 검출기 및멀티레벨 검출 방법
KR100583631B1 (ko) * 2005-09-23 2006-05-26 주식회사 아나패스 클록 신호가 임베딩된 멀티 레벨 시그널링을 사용하는디스플레이, 타이밍 제어부 및 컬럼 구동 집적회로
US20080012746A1 (en) * 2006-07-13 2008-01-17 Intersil Corporation Multi-level lvds data transmission with embedded word clock
KR20080066327A (ko) * 2007-01-12 2008-07-16 삼성전자주식회사 클럭 임베디드 신호를 이용한 직렬 통신 방법 및 장치

Also Published As

Publication number Publication date
KR100986041B1 (ko) 2010-10-07
US20110181558A1 (en) 2011-07-28
TWI452558B (zh) 2014-09-11
KR20100043452A (ko) 2010-04-29
CN102057417B (zh) 2014-09-10
JP2011513790A (ja) 2011-04-28
TW201017618A (en) 2010-05-01
WO2010047484A2 (ko) 2010-04-29
CN102057417A (zh) 2011-05-11
JP5564440B2 (ja) 2014-07-30
US8947412B2 (en) 2015-02-03

Similar Documents

Publication Publication Date Title
WO2010047484A3 (ko) 클럭 신호가 임베딩된 단일 레벨 신호 전송을 이용한 디스플레이 구동 시스템
TW200734743A (en) Method of transmitting data signals and control signals using a signal data bus and related apparatus
WO2011127280A3 (en) Method and apparatus for clock synchronization
TW200735011A (en) Display system capable of automatic de-skewing and method of driving the same
TW200737096A (en) Method and apparatus of transmitting data signals and control signals via LVDS interfaces
EP1895489A3 (en) Timing controller for flat panel display
EP2054764A4 (en) INDEPENDENT PIXEL WAVES FOR UPDATING ELECTRONIC PAPER INDICATORS
MY145502A (en) Method and apparatus for acoustic data transmission in a subterranean well
EP2169658A3 (en) Interface circuit and video apparatus
TW200612333A (en) Method and apparatus for routing graphics processing signals to a stand-alone module
WO2007149212A3 (en) Rfid device with first clock for data acquisition and/or calibration of second clock
TW200943882A (en) Synchronizing timing mismatch by data deletion
WO2010085076A3 (en) Method of executing video game in mobile terminal and system for performing the same
WO2011071277A3 (ko) 영상신호와 센서신호의 동기화 시스템 및 방법
TW200951468A (en) Semiconductor test apparatus and testing method
TW200735018A (en) Signal transmission method, drive circuit, electro-optical device, and electronic apparatus
TW200723694A (en) Method and apparatus for adjustment of synchronous clock signals
WO2008156738A3 (en) Transmission scheduling control of average transmit signal power
EP2565782A3 (en) Slave mode transmit with zero delay for audio interface
WO2009001305A3 (en) Method and apparatus for providing implicit negative acknowledgement
WO2011048467A3 (en) Method and system for display output stutter
WO2009051401A3 (en) A method and an apparatus for processing a signal
MY164834A (en) Display device, and driving method
WO2009034836A1 (ja) 送信装置、受信装置、送受信装置、送信制御方法、受信制御方法、光伝送モジュール、電子機器
WO2008097323A3 (en) Converting optical information encoding

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200980121476.8

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09822160

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 2010549591

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 12921246

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 09822160

Country of ref document: EP

Kind code of ref document: A2