WO2005031045A2 - Procede de realisation de substrats autosupportes de nitrures d’elements iii par hetero epitaxie sur une couche sacrificielle - Google Patents

Procede de realisation de substrats autosupportes de nitrures d’elements iii par hetero epitaxie sur une couche sacrificielle Download PDF

Info

Publication number
WO2005031045A2
WO2005031045A2 PCT/FR2004/002416 FR2004002416W WO2005031045A2 WO 2005031045 A2 WO2005031045 A2 WO 2005031045A2 FR 2004002416 W FR2004002416 W FR 2004002416W WO 2005031045 A2 WO2005031045 A2 WO 2005031045A2
Authority
WO
WIPO (PCT)
Prior art keywords
layer
silicon
substrate
nitride
element iii
Prior art date
Application number
PCT/FR2004/002416
Other languages
English (en)
French (fr)
Other versions
WO2005031045A3 (fr
Inventor
Eric Pascal Feltin
Zahia Bougrioua
Gilles Nataf
Original Assignee
Centre National De La Recherche Scientifique (Cnrs)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Centre National De La Recherche Scientifique (Cnrs) filed Critical Centre National De La Recherche Scientifique (Cnrs)
Priority to JP2006527446A priority Critical patent/JP4783288B2/ja
Priority to EP04787441A priority patent/EP1699951B1/fr
Priority to US10/573,463 priority patent/US7282381B2/en
Priority to AU2004276541A priority patent/AU2004276541B2/en
Priority to DE602004017781T priority patent/DE602004017781D1/de
Priority to KR1020067008056A priority patent/KR101154747B1/ko
Priority to CA2540245A priority patent/CA2540245C/fr
Publication of WO2005031045A2 publication Critical patent/WO2005031045A2/fr
Publication of WO2005031045A3 publication Critical patent/WO2005031045A3/fr

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • C30B25/183Epitaxial-layer growth characterised by the substrate being provided with a buffer layer, e.g. a lattice matching layer
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/40AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/403AIII-nitrides
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/40AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/403AIII-nitrides
    • C30B29/406Gallium nitride
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/60Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape characterised by shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02378Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/0242Crystalline insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02441Group 14 semiconducting materials
    • H01L21/0245Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02502Layer structure consisting of two layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02513Microstructure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD

Definitions

  • the present invention relates to the development of self-supported substrates of nitrides of elements III, and in particular of gallium nitride.
  • a self-supported substrate in English "free standing" is a substrate of such thickness that it does not require a support to be used in the manufacture of optoelectronic and electronic components.
  • Hetero-epitaxy still remains the only solution for the manufacture of components based on element III nitride.
  • the substrates used industrially for the epitaxy of gallium nitride are sapphire (Al 2 O 3 ) and silicon carbide (SiC).
  • the differences in lattice parameters and thermal expansion coefficients between these substrates and the element III nitride result in the formation of numerous defects in the epitaxial layers, which degrades the performance of the electronic components produced with these materials.
  • the substrate is sapphire, techniques have been developed, which consist in interposing between the substrate and the epitaxial layer of element III nitride a nucleation layer, for example formed of GaN or of AIN deposited with conditions distinct growth. This surface treatment makes it possible to limit the density of defects.
  • Such self-supporting GaN substrates typically have a thickness of 300 ⁇ m.
  • Document EP 1 041 610 thus discloses such a technique, suitable for specific substrates of the Si, NdGaO 3 or GaAs type.
  • the document US2003 / 0014472 describes a technique implementing a chemical attack in the particular case of a LiALO substrate.
  • this technique is not applicable for a sapphire substrate, which is chemically inert.
  • the use of substrates which can be attacked chemically is not always compatible with the epitaxy techniques conventionally used for depositing thick layers of nitrides of elements III.
  • the use of silicon substrates results in the appearance of a thermal stress in tension in the layers of gallium nitride. The latter is responsible for the formation of cracks. What is more, the silicon is not thermally stable at the usual epitaxy temperatures. Methods involving an intermediate step of chemical attack have also been described; this attack being intended to eliminate intermediate layers or sacrificial layers.
  • the document US Pat. No. 5,919,305 can thus be cited, where the sacrificial layer, arranged to be partially or totally attacked, can be silicon oxide, silicon nitride, silicon carbide or silicon and where the main objective is to address the problem of thermal expansion mismatch responsible for the high density of defects directly in the epitaxy reactor.
  • 6,559,075 is based on the use of a pulsed UN laser emission which passes through the sapphire, but which is absorbed at the level of the Ga ⁇ layer, causing local thermal decomposition of Ga ⁇ near the interface.
  • Other documents using this technology can also be cited, including document US2002 / 0182889 or even document US 6,071,795.
  • document WO03 / 062507 relates to a process for the preparation of a self-supporting substrate made of a semiconductor material by a technique of bonding a nucleation layer (by “molecular” adhesion) on a substrate. , prior to a step of epitaxy of a monocrystalline layer of said semiconductor material. This nucleation layer playing the role of spontaneously detachable interface under the effect of the decrease in the post-epitaxy temperature, inducing mechanical stresses at this interface.
  • the object of the invention is to propose a method for producing a self-supported substrate of element III nitride, which is simple, rapid, inexpensive and which provides a film of element III nitride of good quality, planar and over a large area.
  • the subject of the invention is a process for producing self-supported substrates of element III nitride and in particular GaN from a starting substrate, by deposition of element III nitride by epitaxy, characterized in that it includes the use, on said substrate, of an intermediate layer based on silicon, as a sacrificial layer intended to be spontaneously vaporized during the subsequent step of epitaxy of the nitride of element m.
  • the process according to the invention is particularly suitable for gallium nitride as element III nitride. It is also possible to make substrates of AIN, Al x Ga 1-x N, In x Ga ⁇ _ x N and more generally Al x Ga y In 1-xy N (with 0.â + y ⁇ ) according to the method of the invention.
  • the solid starting substrate can be any material whose chemical and physical properties are compatible with the epitaxy of nitrides of element III and which allows the deposition of a monocrystalline layer of nitride of element LTI.
  • the substrate on which the sacrificial layer is deposited must preferably be stable (no decomposition too fast) under the standard growth conditions used for the epitaxy of the nitrides of elements III.
  • Mention may in particular be made, as starting substrate, of sapphire (Al 2 O 3 ) or silicon carbide (SiC).
  • sapphire is preferentially used as initial substrate.
  • the starting substrate can itself be composed of different materials.
  • Other thermally and chemically stable substrates can also be used for implementing the method according to the invention, among which it is possible to cite in a non-exhaustive manner, MgAl O 4 , AIN, GaN, quartz or a combination of these latter.
  • the intermediate layer, called sacrificial, based on silicon is advantageously doped or undoped silicon.
  • silicon-based layer is understood to mean any layer mainly consisting of silicon.
  • silicon-based semiconductors with good evaporation can also be used for this purpose.
  • the thickness of the sacrificial layer based on silicon can be between 100 nm and 10 ⁇ m.
  • the spontaneous vaporization of the sacrificial intermediate layer during the step of epitaxy of nitride of element III has the major advantage of not requiring an additional process step specifically dedicated to the separation of the substrate and the epitaxial layer of element nitride III. In other words, the separation is carried out totally or in great majority in situ, in the reactor intended for the epitaxial growth of the nitride of element III.
  • another advantage relating to the method according to the present invention is the reduction of the stresses which cause dislocations, but also of the curvature of the nitride substrate of element III thus obtained, due to the presence of the silicon-based intermediate layer which has a compilable and ductile character.
  • the element III nitride which is deposited may or may not be doped. Mention may in particular be made, as doping substances, of magnesium, zinc, beryllium, calcium, carbon, boron, chromium, silicon and iron.
  • a monocrystalline silicon layer oriented in the direction ⁇ 111> deposited on the substrate will be chosen.
  • Other orientations of silicon can however be implemented in the context of the present invention.
  • the monocrystalline layer of silicon can also be oriented in the directions ⁇ 110> and ⁇ 100>.
  • the favorable growth conditions for this type of deposit are generally achieved by vapor phase epitaxy (NPE).
  • NPE vapor phase epitaxy
  • the manufacturing variants of such a deposit, such as bonding of the silicon layer, and not its epitaxy, can also be used.
  • bonding techniques can be found in the article "Semiconductor wafer bonding", Sciences and Technology, QY Tong, U. Gos ⁇ le, Wiley Interscience Publications.
  • the thickness of the sacrificial layer is advantageously between 100 nm and 10 ⁇ m to allow optimal epitaxy of the final element III nitride layer.
  • the silicon-based intermediate layer can be continuous or discontinuous according to a particular geometry (i.e. in an ordered fashion) or else discontinuous without any particular organization (i.e. disordered discontinuous).
  • the deposition of element III nitride on the substrate / sacrificial layer assembly can be carried out either from the sacrificial layer, or from the areas of the solid substrate not covered. by the sacrificial layer, or even over the entire surface of the uncovered substrate and of the sacrificial layer.
  • the sacrificial layer based on silicon deposited on sapphire or any other compatible substrate, as previously mentioned, can be used as a substrate for the epitaxy of nitrides of elements III.
  • a step of depositing a nucleation layer can be carried out before proceeding to the step of epitaxy of the thick layer of nitride of elements III.
  • the nature of this nucleation layer is chosen so as to:
  • sacrificial layer plays the role of momentary protective layer for the sacrificial layer (the usual nitride growth conditions risk being corrosive for this layer; this is for example notorious in the case where the sacrificial layer is silicon),
  • the mesh parameter of the nucleation layer must be compatible with the deposition subsequent layer of element III nitride which will constitute the future self-supporting substrate.
  • a nucleation layer is preferably used, the lattice parameter of which is close to that of element III nitride so as to ensure subsequent deposition of monocrystalline element III nitride and to minimize the formation of dislocations.
  • nucleation layer it is possible to choose from the group consisting of AIN, SiC, low temperature GaN, Al GaN, Al x Ga y In ⁇ -xy N (where 0 ⁇ + y ⁇ ), Al O 3 , Al As, GaAs or the combination of these different layers.
  • the growth of the nucleation layer is preferably done by OrganoMetallic Vapor Phase Epitaxy (EPVOM) at a growth rate of between 0.01 and 3 ⁇ m / h.
  • the epitaxy temperature is advantageously less than 1200 ° C. so as not to damage the silicon layer during this first step.
  • MLE molecular beam epitaxy
  • the deposition of the thick layer of element III nitride is carried out in two stages: a slow initial stage, just after the nucleation layer, is carried out so as to condition optimal crystallinity and a second rapid deposition step which will allow the thickening of the material leading to the future self-supported substrate of element III nitride.
  • the initial layer is advantageously deposited by EPVOM, at a speed which can preferably be between 0.1 and 5 ⁇ m / h.
  • the EJM technique can also be used.
  • the thicknesses of the nucleation layer and of the optional initial element III nitride layer may be between 0.01 and 0.5 ⁇ m and between 0.1 and 10 ⁇ m respectively.
  • the layer of element nitride LTI epitaxied in the second step on the initial layer of element III nitride is produced by vapor phase epitaxy (VPE) until a final thickness sufficient for this layer to be separable sapphire substrate without breaking.
  • VPE vapor phase epitaxy
  • this thickening step is carried out at high speed (generally between 10 and 200 ⁇ m / h) and, to be carried out at low cost, the technique called Epitaxy in the Steam Hydride Phase (HVPE) will be very advantageously used.
  • the epitaxy is continued until the layer of element III nitride reaches at least 50 ⁇ m, a thickness conventionally considered sufficient for the self-supported substrate to be “ manipulable ”.
  • the self-supporting substrates of GaN typically have a thickness varying from 300 ⁇ m to 1 mm in the case of self-supported substrates with a diameter of 2 ". The minimum thickness is in fact that for which the substrate is sufficiently solid to be handled under normal conditions of use.
  • the growth conditions temperature, total pressure in the reactor, atmosphere, growth rate, etc.
  • the vaporization of the silicon-based semiconductor must be slow enough to not to disturb the course of the growth of thickening of the layer of element III nitride until its te
  • the thickness of the intermediate layer necessary between the substrate and the element III nitride layer depends on the growth conditions used for the thickening of the element III nitride layer.
  • the vaporization of an intermediate layer based on silicon could begin to occur during the initial step of low-speed deposition of the element III nitride, that is to say during the EPVOM step. or EJM, and would continue during the thickening step in HVPE. This vaporization risks being all the more rapid the higher the temperature and / or the pressure of the reactors.
  • the growth parameters most suitable for the growth of the thick layer of element III nitride as well as for the separation, taken separately or advantageously in combination, are the following: The pressure is between 10 2 and 10 5 Pa, - The temperature is between 800 ° C and 1200 ° C, - The growth rate is between 10 and 200 ⁇ m / h.
  • the method has two advantages.
  • the first advantage is that the vaporization phenomenon occurs at all identical points on large surfaces.
  • the second advantage is that the material obtained is considerably unstressed due to the gradual de-cohesion of the substrate during thickening at high temperature as the intermediate layer based on silicon vaporizes. This leads to obtaining a final layer of quasi-planar element III nitride with minimum curvature.
  • the invention relates to a process for the manufacture of a monocrystalline self-supported HT element nitride substrate comprising the following successive steps: (i) depositing or bonding on a substrate a silicon-based sacrificial layer, (ii ) the deposition of a nucleation layer, (iii) the deposition by epitaxy of a thick layer of element III nitride on the bi-layer ⁇ intermediate layer based on silicon / nucleation layer ⁇ , under operating conditions compatible with spontaneous vaporization of the sacrificial layer based on silicon.
  • - Figure 2a is a representation of the substrate 1 provided with a sacrificial layer 2 based on silicon entirely covering the substrate 1, on which is deposited a nucleation layer 3
  • - Figure 2b is a representation of the substrate 1 provided successively with '' a sacrificial layer 2 based on sihcium not entirely covering the substrate 1 and with a nucleation layer 3 which is epitaxially only on the discontinuous layer 2
  • - Figure 2c is a representation of the substrate 1 successively provided with a layer sacrificial 2 based on silicon not entirely covering the substrate 1 and with a nucleation layer 3 which is epitaxially only on the solid substrate 1 from the areas not covered by the sacrificial layer 2
  • - Figure 2d is a representation of the substrate 1 provided successively with a sacrificial layer 2 based on silicon which does not entirely cover the substrate 1 and with a nucleation layer 3 which is epitaxied on the sacrificial layer 2 as well as on the parts not
  • FIG. 5 is a representation of the substrate at the end of the process, where the sacrificial layer 2 is almost completely vaporized.
  • This figure shows the result of the process: namely on the one hand a thick flat self-supporting layer and of large surface (with possible residues of the sacrificial layer on the rear face) and on the other hand the starting substrate 1, potentially covered residue but recyclable.
  • FIG. 6 is an illustration of the phenomenon of vaporization of the surface of a solid silicon substrate during the growth of a layer of GaN by EPVOM on top, described in example 1. It should be noted that the diagrams do not are not shown to scale.
  • the solid substrate 1 must allow the deposition of a monocrystalline sacrificial layer. This implies that the solid substrate 1 must preferably be monocrystalline in the case where the sacrificial layer 2 is epitaxied on the substrate 1.
  • the solid substrate 1 is advantageously sapphire (Al 2 O 3 ) or silicon carbide (SiC) because they have thermal expansion coefficients close to the nitrides of elements m and are chemically stable.
  • the optimal thickness of the solid substrate 1 is that of standard substrate: it is between 150 ⁇ m and 1000 ⁇ m for a substrate with a diameter of 2 ". Preferably it can be between 300 ⁇ m and 500 ⁇ m.
  • the crystalline orientation of the solid substrate 1 is preferably C (0001) or
  • the intermediate layer 2 which serves as a sacrificial layer is a layer of silicon.
  • the sacrificial layer 2 is silicon
  • the epitaxy on sapphire (0001) gives a silicon crystal (111) whose surface has a hexagonal atomic arrangement, suitable for the epitaxy of element III nitride oriented according to (0001) .
  • the sacrificial layer 2 is monocrystalline with the best possible structural quality. Its crystalline structure should approach that of the solid material preferably.
  • a sacrificial layer 2 whose epitaxy face has hexagonal symmetry, such as for example a crystal oriented in the direction ⁇ 111>.
  • layers oriented in the directions ⁇ 100> or ⁇ 110> can be used. Indeed, it is inter alia possible to epitaxial nitrides of JJI elements with a hexagonal structure on such sacrificial layers, despite the absence of hexagonal symmetry of the layer serving as a substrate.
  • a preferred variant of the invention consists in using a sacrificial layer 2 of silicon oriented in the direction ⁇ 111> bonded to a substrate 1, and not epitaxial.
  • the substrate 1 does not need to be monocrystalline, unlike the sacrificial layer 2 which is preferably monocrystalline. It is thus possible, for example, to propose the following solid monocrystalline or polycrystalline substrates 1: AIN, GaN, Al 2 O 3 , SiC, quartz.
  • the thickness of the sacrificial intermediate layer 2 is preferably between 0.1 and 5 ⁇ m. The optimal thickness depends on the growth conditions used for the epitaxy of the future substrate 4 of element III nitride. The higher the growth temperature, the greater the thickness of the sacrificial layer to avoid too rapid separation of the growing layer 4 and the substrate 1. Similarly, it will be advantageous to increase the thickness of the sacrificial layer 2 for high growth pressure.
  • nucleation layer 3 deposited on the sacrificial layer 2, to allow better deposition of the thick layer 4 of element III mtrure which will become the self-supporting substrate.
  • the thickness of the nucleation layer 3 is preferably between 10 nm and 50 nm.
  • the growth of the nucleation layer is preferably carried out by EPVOM at a growth rate of between 0.1 and 3 ⁇ m / h.
  • the epitaxy temperature is advantageously between 900 ° C and 1100 ° C and the pressure below 5 ⁇ 10 4 Pa so as not to evaporate the silicon layer 2 too quickly while retaining a high crystalline quality of the epitaxial layers.
  • EJM molecular beam epitaxy
  • a variant of the invention consists in depositing the nucleation layer 3: Either exclusively on the sacrificial layer 2.
  • the nucleation layer is not continuous and a plane element III nitride layer is obtained in the last thickening step by HVPE, Either exclusively on the parts of the substrate 1 not covered by the sacrificial layer.
  • HVPE high vacuum chemical vapor deposition
  • the epitaxial relationship between the substrate and the nucleation layer can be used to increase the crystalline quality of the nucleation layer. 3, without calling into question the separation of the nitride layer of element III from the starting substrate 1 during the vaporization of the sacrificial layer 2. Either over the entire surface of the sacrificial layer 2 and of the bare parts of the substrate 1.
  • the preferred conditions used for the last step of the process for manufacturing the nitride of element LU and which relates to the deposition of a thick layer 4 of nitride of element III and its separation from the starting substrate by evaporation of the sacrificial layer are developed here.
  • the most suitable growth technique is epitaxy in the vapor phase with hydrides (HVPE) because it allows growth rates which can exceed 100 ⁇ m / h ( much higher than the average of 3 ⁇ m / h recommendable in EPVOM) without loss of crystalline quality.
  • an epitaxy of GaN by HVPE from a starting layer of GaN epitaxied by MOVPE on sapphire leads to a layer having a dislocation density which decreases with thickness h deposited according to a power law h " (see article by SK Mathis, Jnl. Cryst. G. 231, 371 (2001)) due to the crossing and the annihilation of dislocations.
  • a thick layer of 300 ⁇ m has a average dislocation density of 10 7 cm "2 and a thick layer of 1000 ⁇ m has an average dislocation density of 4x10 6 cm " 2.
  • One step ELO can possibly further reduce the dislocation density (by at least a factor of 10).
  • the partial or total vaporization of the sacrificial layer 2 occurs during the epitaxy of the thick layer 4 of element III nitride which will subsequently become the substrate.
  • the optimal growth conditions for element III nitrides by VPE are compatible with the spontaneous vaporization of silicon. It is preferable not to evaporate the sacrificial layer 2 too quickly so as not to disturb the growth of the element III nitride and not to separate the growing layer from the substrate too quickly so as not to break the nitride layer. element III.
  • a temperature between 900 ° C and 1100 ° C and a pressure between 10 2 Pa and 10 5 Pa allow optimal growth of layer 4 of nitrides of elements III and an optimal vaporization rate for a sacrificial layer 2 of silicon.
  • an additional chemical etching step of the layer 2 based on silicon may prove to be useful for eliminating this silicon entirely from the element III nitride substrate.
  • the chemical attack can be carried out according to techniques known from the state of the art. It is preferably carried out at low temperature when the material obtained is discharged from the epitaxy reactor.
  • the chemical solution depends on the type of intermediate layer: for silicon, the HNO 3 : HF mixture or KOH is generally used.
  • the self-supported GaN layers obtained according to the method of the invention are of great interest for the manufacture of electronic or optoelectronic components such as laser diodes, light emitting diodes, photodetectors, transistors, etc. This is particularly true thanks to the specificity of the process which considerably minimizes the stresses in the material usually created during epitaxy and cooling, and subsequently to minimize the curvature of the element III nitride substrate obtained, typically to reach a radius of curvature greater than 5 m. In particular, the radius of curvature can be close to or exceed 10 m. Another advantage of the process according to the invention is that the starting substrate can be reused several times after separation of the GaN layer, repolishing may prove to be necessary after each use.
  • the invention also relates to a self-supported substrate of element III nitride capable of being obtained according to the method of the invention, characterized in that its diameter is greater than or equal to 2 "and in that it has a radius of curvature greater than 5 m.
  • the self-supported substrate of element nitride which can be obtained according to the method of the invention has a diameter greater than or equal to 2 "and has a radius of curvature greater than or equal to 10 m.
  • Example 1 Method by MOCVD HVPE on sapphire C.
  • a self-supported substrate of gallium nitride is produced according to the method of the invention.
  • the starting substrate consists of a layer of silicon of 2 ⁇ m oriented in the direction (111) epitaxy by CVD on a sapphire substrate (Al O 3 ) oriented according to (0001) 430 ⁇ m thick and 2 "in diameter.
  • the width at mid-height in scanning ⁇ / 2 ⁇ by X-ray diffraction of the silicon layer is of the order of 400 arcsec.
  • the first stage of growth of gallium nitride is carried out by EPVOM.
  • FIG. 6 illustrates the vaporization of silicon in the practical case of the deposition by EPVOM of GaN / AIN on a solid substrate of
  • the thickness deposited by HVPE is 500 ⁇ m. The higher the thickness, the more the crystalline quality of the deposited material increases, always through a process of progressive elimination of dislocations which cross and annihilate each other.
  • the typical dislocation density measured is 5x10 6 cm "2 , which corresponds to the expected value following a thickening of 500 ⁇ m by HVPE.
  • This dislocation density is therefore equivalent to that obtained for other substrate manufacturing techniques of self-supporting GaN (example: separation by laser ablation).
  • the separation of the thick layer of GaN and the sapphire substrate is observed after HVPE growth over the entire surface (2 "). Only a few traces of silicon remain on the rear face of the self-supporting nitride layer; these traces can be eliminated by chemical attack.
  • the width at mid-height in scanning ⁇ / 20 by X-ray diffraction for the GaN substrate obtained is less than 100 arcsec.
  • the width at mid-height of the excitonic lines (D ° X, A, C) observed by photoluminescence are less than 1 meV.
  • Example 2 method by EJM / HVPE on sapphire C.
  • a self-supported substrate of gallium nitride is produced according to the method of the invention.
  • the starting substrate consists of a silicon layer of 5 ⁇ m oriented in the direction (111) epitaxy by CVD on a sapphire (Al O 3 ) substrate oriented according to (0001) 430 ⁇ m thick and 2 "in diameter.
  • the first gallium nitride growth step is carried out by EJM
  • the nucleation layer of AIN is deposited at high temperature after annealing / deoxidation of the silicon layer under vacuum at high temperature (850 ° C).
  • the thickness of the AIN layer is 30 nm.
  • the first layer of GaN is deposited on the nucleation layer at low growth rate (l ⁇ m / h). The thickness of this layer is approximately 500 nm.
  • the crystalline quality increases with the thickness deposited (the dislocations cross and annihilate each other).
  • the thickness deposited by HVPE is 1000 ⁇ m. The higher the thickness, the more the crystalline quality of the deposited material increases, always through a process of progressive elimination of dislocations which cross and annihilate each other.
  • the thick layer of GaN and the sapphire substrate are separated after HVPE growth over the entire surface (2 "). Only a few traces of silicon remain on the rear face of the self-supporting nitride layer; these traces can be eliminated by chemical attack.
  • Example 3 process on SiC substrate.
  • a self-supported substrate of gallium nitride is produced according to the method of the invention.
  • the starting substrate consists of a 0.5 ⁇ m silicon layer oriented in the direction (111) epitaxy by CVD on a 6H-SiC type silicon carbide substrate, oriented according to (0001), with a thickness of 280 ⁇ m and 2 "diameter.
  • the first stage of growth of gallium nitride is made by EPVOM.
  • the nucleation layer of AIN is deposited at high temperature after annealing / deoxidation of the layer of silicon under H 2 flux for 10 min.
  • the thickness of the AIN layer is 50 nm.
  • the first layer of GaN is deposited on the nucleation layer at low growth rate (1.5 ⁇ m / h). The thickness of this layer is approximately 1 ⁇ m.
  • the thickness deposited by HVPE is 1000 ⁇ m.
  • the separation of the thick layer of GaN and the sapphire substrate is observed after HVPE growth over the entire surface (2 "). Only a few traces of silicon remain on the rear face of the self-supporting nitride layer; these traces can be eliminated by chemical attack ..
  • Example 4 Process on Sapphire-plane R substrate A self-supported substrate of gallium nitride is produced according to the process of the invention.
  • the starting substrate consists of a layer of silicon of 2 ⁇ m oriented in the direction (100) epitaxy by CVD on a sapphire (Al O 3 ) substrate oriented according to (10-12) 430 ⁇ m thick and of diameter 2 ".
  • the first stage of growth of gallium nitride is made by EPVOM on an intermediate layer of AIN.
  • the AIN nucleation layer is deposited at high temperature after annealing / deoxidation of the silicon layer under N 2 flux for 5 min.The thickness of the AIN layer is 100 nm.
  • the first layer of GaN is deposited on the nucleation layer at low growth rate (1.5 ⁇ m / h).
  • the thickness deposited by HVPE is 500 ⁇ m.
  • the separation of the thick layer of GaN and the sapphire substrate is observed after HVPE growth over the entire surface (2 "). Only a few traces of silicon remain on the rear face of the self-supporting nitride layer; these traces can be eliminated by chemical attack.
  • Example 5 ELO use (strips) from an AIN layer
  • a self-supported substrate of gallium nitride is produced according to the method of the invention.
  • the starting substrate consists of the following stack: a layer of silicon of 1 ⁇ m oriented in the direction (111) epitaxy by CVD on a layer of AIN of 50 nm deposited on a layer of GaN of 2 ⁇ m on a substrate of sapphire (Al 2 O 3 ) oriented along (0001) 430 ⁇ m thick and 2 "in diameter.
  • the AIN layer serves as a protective barrier between the silicon layer and the GaN layer which can react together and degrade (diffusion of silicon in GaN).
  • a 200 nm SiO 2 layer which will serve as a mask is deposited on the silicon layer. Patterns formed by bands a few microns wide separated by several microns (typically 5 ⁇ m / 5 ⁇ m) are revealed in the SiO 2 layer by a standard photolithography step and a chemical attack by BOE for 3 min. Then a chemical attack on the silicon layer by KOH at 80 ° C for 10 min is used to etch the layer unmasked silicon up to the AIN layer (with the same pattern as that defined by photolithography). A first step of regrowth of gallium nitride is made by EPVOM at the openings of the silicon layer from the AIN layer.
  • the deposition of GaN is done to obtain a continuous and preferably flat layer before growth by HVPE using a well-known growth technique called ELO.
  • the thickness of GaN deposited is 2 ⁇ m.
  • This ELO regrowth step allows a reduction in the dislocation density of 1 to 2 orders of magnitude in the GaN layer deposited in the first step.
  • the thickness deposited by HVPE is 500 ⁇ m.
  • the separation of the thick layer of GaN and the sapphire substrate is observed after HVPE growth over the entire surface (2 "). Only a few traces of silicon remain on the rear face of the self-supporting nitride layer; these traces can be eliminated by chemical attack.
  • the dislocation density measured is less than 5x10 6 cm "2 thanks to the use of the ELO technique.
  • Example 6 ELO use (holes) from a GaN layer
  • a self-supported substrate of gallium nitride is produced according to the method of the invention.
  • the starting substrate consists of the following stack: a layer of 1 ⁇ m silicon oriented in the direction (111) CVD epitaxy on a 50 nm AIN layer deposited on a 2 ⁇ m GaN layer on a sapphire (Al 2 O 3 ) substrate oriented (0001) 430 ⁇ m thick and 2 "in diameter.
  • a 20 nm layer of SiN which will serve as a mask is deposited on the silicon layer.
  • Patterns formed by holes a few microns in diameter, separated by several microns (typically 5 ⁇ m / 15 ⁇ m), are revealed in the SiN layer by a standard photolithography step and a plasma attack (RIE) using for example Cl 2 or O 2 gases. Then a chemical attack on the silicon layer by KOH at 80 ° C for 10 min is used to etch the silicon layer to the AIN layer with the same pattern as that defined by photolithography. Finally the AIN layer is etched to the GaN layer by RIE ( plasma Cl 2 ). A first stage of growth of gallium nitride is made e by EPVOM at the openings of the silicon layer from the GaN layer.
  • RIE plasma attack
  • the deposition of GaN is done to obtain a continuous and preferably flat layer before growth by HVPE using a well-known growth technique called ELO.
  • the thickness of GaN deposited is 2 ⁇ m.
  • the thickness deposited by HVPE is 500 ⁇ m. The separation of the thick layer of GaN and the sapphire substrate is observed after HVPE growth. only
  • Example 7 ELO use from sapphire
  • the starting substrate consists of a layer of silicon of 1 ⁇ m epitaxy by CVD on a sapphire substrate (Al O 3 ) oriented along (0001) of 430 ⁇ m thickness and diameter 2 ".
  • a layer of SiO 2 of 200 nm which will serve as a mask is deposited on the silicon layer.
  • Patterns formed by bands of a few microns wide separated by several microns are revealed in the SiO 2 layer by a standard photolithography step and a chemical attack by BOE for 3 min Then a chemical attack on the silicon layer by KOH at 80 ° C for 10 min is used to etch the silicon layer to the sapphire substrate with the same pattern as that defined by photolithography.
  • a first stage of gallium nitride growth is made by EPVOM at the openings of the silicon layer from the sapphire substrate at low temperature (600 ° C) to obtain a homogeneous deposit over the entire surface. eur of this GaN layer is about 30 nm.
  • an annealing is done at standard growth temperature (1090 ° C.) for 10 min to transport the deposit of polycrystalline GaN which has been deposited on the SiO mask and recrystallize it from the GaN deposited on the openings of the SiO 2 mask and silicon which is perfectly oriented with respect to the substrate.
  • a 2 ⁇ m thick deposit of GaN follows the recrystallization step.
  • the thickness deposited by HVPE is between 300 and 1000 ⁇ m. The separation of the thick layer of GaN and the sapphire substrate is observed after HVPE growth. Only a few traces of silicon remain on the rear face of the self-supporting nitride layer; these traces can be removed by chemical attack.
  • Example 8 Use ELO (bands) and Sapphire plane substrate R
  • a self-supported substrate of gallium nitride is produced according to the method of the invention.
  • the starting substrate consists of the following stack: a layer of silicon of 1 ⁇ m deposited on a layer of AIN of 50 nm deposited on a layer of GaN oriented in the direction A (l l-20) of 2 ⁇ m on a sapphire substrate (Al O 3 ) oriented in the direction R (10-12) 430 ⁇ m thick and 2 "in diameter.
  • the layer of AIN serves as a protective barrier between the layer of silicon and the layer of GaN which can react together and degrade (diffusion of silicon in GaN).
  • a 200 nm SiO 2 layer which will serve as a mask is deposited on the silicon layer. Patterns formed by bands a few microns wide separated by several microns ( typically 5 ⁇ m / 5 ⁇ m) are revealed in the SiO 2 layer by a standard photolithography step and a chemical attack by BOE for 3 min. Then a chemical attack on the silicon layer by KOH at 80 ° C. for 10 min is used to etch the unmasked silicon layer up to 'to the AIN layer (with the same pattern as that defined by photolithography). A first step of regrowth of gallium nitride is made by EPVOM at the openings of the silicon layer from the AIN layer.
  • GaN deposition is done to obtain a continuous layer before growth by HVPE using ELO growth.
  • the thickness of GaN deposited is 2 ⁇ m.
  • This ELO regrowth step allows a reduction in the density of dislocations and extended defects by at least an order of magnitude in the GaN layer.
  • the thickness deposited by HVPE is 800 ⁇ m.
  • the separation of the thick layer of plane GaN A and the plane sapphire substrate R is observed after HVPE growth. Only a few traces of silicon remain on the rear face of the self-supporting nitride layer; these traces can be removed by chemical attack.
PCT/FR2004/002416 2003-09-26 2004-09-24 Procede de realisation de substrats autosupportes de nitrures d’elements iii par hetero epitaxie sur une couche sacrificielle WO2005031045A2 (fr)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP2006527446A JP4783288B2 (ja) 2003-09-26 2004-09-24 犠牲層上のヘテロエピタキシによるiii族窒化物の自立基板の実現方法
EP04787441A EP1699951B1 (fr) 2003-09-26 2004-09-24 Procede de realisation de substrats autosupportes de nitrures d'elements iii par hetero epitaxie sur une couche sacrificielle
US10/573,463 US7282381B2 (en) 2003-09-26 2004-09-24 Method of producing self supporting substrates comprising III-nitrides by means of heteroepitaxy on a sacrificial layer
AU2004276541A AU2004276541B2 (en) 2003-09-26 2004-09-24 Method of producing self-supporting substrates comprising III-nitrides by means of heteroepitaxy on a sacrificial layer
DE602004017781T DE602004017781D1 (de) 2003-09-26 2004-09-24 Verfahren zur herstellung von selbsttragenden substraten, die iii-nitride umfassen, mittels heteroepitaxie auf einer opferschicht
KR1020067008056A KR101154747B1 (ko) 2003-09-26 2004-09-24 희생층 상에 헤테로에피택시에 의해 ⅲ족 질화물을포함하는 자립 기판을 제조하는 방법
CA2540245A CA2540245C (fr) 2003-09-26 2004-09-24 Procede de realisation de substrats autosupportes de nitrures d`elements iii par hetero-epitaxie sur une couche sacrificielle

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0311296A FR2860248B1 (fr) 2003-09-26 2003-09-26 Procede de realisation de substrats autosupportes de nitrures d'elements iii par hetero-epitaxie sur une couche sacrificielle
FR0311296 2003-09-26

Publications (2)

Publication Number Publication Date
WO2005031045A2 true WO2005031045A2 (fr) 2005-04-07
WO2005031045A3 WO2005031045A3 (fr) 2005-05-26

Family

ID=34307188

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/FR2004/002416 WO2005031045A2 (fr) 2003-09-26 2004-09-24 Procede de realisation de substrats autosupportes de nitrures d’elements iii par hetero epitaxie sur une couche sacrificielle

Country Status (11)

Country Link
US (1) US7282381B2 (ja)
EP (1) EP1699951B1 (ja)
JP (1) JP4783288B2 (ja)
KR (1) KR101154747B1 (ja)
CN (1) CN100387760C (ja)
AT (1) ATE414189T1 (ja)
AU (1) AU2004276541B2 (ja)
CA (1) CA2540245C (ja)
DE (1) DE602004017781D1 (ja)
FR (1) FR2860248B1 (ja)
WO (1) WO2005031045A2 (ja)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007217227A (ja) * 2006-02-16 2007-08-30 Sumitomo Electric Ind Ltd GaN結晶の製造方法、GaN結晶基板および半導体デバイス
JP2009519202A (ja) * 2005-12-12 2009-05-14 キーマ テクノロジーズ, インク. Iii族窒化物製品及び同製品の作製方法
JP2010511584A (ja) * 2006-12-08 2010-04-15 リュミログ 結晶が基材端部上に成長しないように基板上にエピタキシャル成長させて窒化物単結晶を製造する方法
WO2013144709A3 (en) * 2012-03-30 2014-01-16 Saint-Gobain Cristaux Et Detecteurs Method of forming a freestanding semiconductor wafer
JP2016041654A (ja) * 2005-12-15 2016-03-31 サン−ゴバン クリストー エ デテクトゥール 低転位密度GaNの成長のためのプロセス
FR3112238A1 (fr) 2020-07-06 2022-01-07 Saint-Gobain Lumilog Substrat semi-conducteur avec couche d’interface nitruree

Families Citing this family (59)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7018909B2 (en) * 2003-02-28 2006-03-28 S.O.I.Tec Silicon On Insulator Technologies S.A. Forming structures that include a relaxed or pseudo-relaxed layer on a substrate
US7348076B2 (en) * 2004-04-08 2008-03-25 Saint-Gobain Ceramics & Plastics, Inc. Single crystals and methods for fabricating same
JP2007134388A (ja) * 2005-11-08 2007-05-31 Sharp Corp 窒化物系半導体素子とその製造方法
WO2007057892A2 (en) * 2005-11-17 2007-05-24 Mosaic Crystals Ltd. Gan crystal sheet
CN1988109B (zh) * 2005-12-21 2012-03-21 弗赖贝格化合物原料有限公司 生产自支撑iii-n层和自支撑iii-n基底的方法
KR20090018106A (ko) * 2006-05-09 2009-02-19 더 리전츠 오브 더 유니버시티 오브 캘리포니아 비극성 및 준극성 (al, ga, in)n을 위한 인-시츄 결함 감소 기술
DE102006029831A1 (de) * 2006-06-27 2008-01-03 Acandis Gmbh & Co. Kg Verfahren zur Herstellung strukturierter Schichten aus Titan und Nickel
KR101353277B1 (ko) * 2006-09-22 2014-01-22 생-고뱅 세라믹스 앤드 플라스틱스, 인코포레이티드 C-플레인 단결정 사파이어 재료의 형성 방법
JP5125098B2 (ja) * 2006-12-26 2013-01-23 信越半導体株式会社 窒化物半導体自立基板の製造方法
WO2008091910A2 (en) * 2007-01-22 2008-07-31 Group4 Labs, Llc Composite wafers having bulk-quality semiconductor layers
DE102007020979A1 (de) * 2007-04-27 2008-10-30 Azzurro Semiconductors Ag Nitridhalbleiterbauelement mit Gruppe-III-Nitrid-Schichtstruktur auf einer Gruppe-IV-Substratoberfläche mit höchstens zweizähliger Symmetrie
FR2917232B1 (fr) * 2007-06-06 2009-10-09 Soitec Silicon On Insulator Procede de fabrication d'une structure pour epitaxie sans zone d'exclusion.
US20090130415A1 (en) * 2007-11-21 2009-05-21 Saint-Gobain Ceramics & Plastics, Inc. R-Plane Sapphire Method and Apparatus
KR100969812B1 (ko) * 2007-12-12 2010-07-13 주식회사 실트론 자가 분리를 이용한 질화갈륨 단결정 기판의 제조 방법
JP5324110B2 (ja) * 2008-01-16 2013-10-23 国立大学法人東京農工大学 積層体およびその製造方法
KR101423718B1 (ko) * 2008-02-26 2014-08-04 서울바이오시스 주식회사 낮은 결함 밀도를 가지는 단결정 실리콘 카바이드 기판 및그 제조 방법
FR2931293B1 (fr) * 2008-05-15 2010-09-03 Soitec Silicon On Insulator Procede de fabrication d'une heterostructure support d'epitaxie et heterostructure correspondante
US8633493B2 (en) 2008-08-04 2014-01-21 Goldeneye, Inc. Large area thin freestanding nitride layers and their use as circuit layers
US9171909B2 (en) 2008-08-04 2015-10-27 Goldeneye, Inc. Flexible semiconductor devices based on flexible freestanding epitaxial elements
EP2151861A1 (en) * 2008-08-06 2010-02-10 S.O.I. TEC Silicon Passivation of etched semiconductor structures
TWI457984B (zh) 2008-08-06 2014-10-21 Soitec Silicon On Insulator 應變層的鬆弛方法
EP2151856A1 (en) * 2008-08-06 2010-02-10 S.O.I. TEC Silicon Relaxation of strained layers
EP2151852B1 (en) 2008-08-06 2020-01-15 Soitec Relaxation and transfer of strained layers
EP2159836B1 (en) * 2008-08-25 2017-05-31 Soitec Stiffening layers for the relaxation of strained layers
KR101101780B1 (ko) * 2008-09-08 2012-01-05 서울대학교산학협력단 질화물 박막 구조 및 그 형성 방법
EP2376680A1 (en) * 2008-12-24 2011-10-19 Saint-Gobain Cristaux & Détecteurs Manufacturing of low defect density free-standing gallium nitride substrates and devices fabricated thereof
JP4871973B2 (ja) * 2009-04-28 2012-02-08 株式会社沖データ 半導体薄膜素子の製造方法並びに半導体ウエハ、及び、半導体薄膜素子
KR101640830B1 (ko) * 2009-08-17 2016-07-22 삼성전자주식회사 기판 구조체 및 그 제조 방법
US8158200B2 (en) * 2009-08-18 2012-04-17 University Of North Texas Methods of forming graphene/(multilayer) boron nitride for electronic device applications
US9012253B2 (en) * 2009-12-16 2015-04-21 Micron Technology, Inc. Gallium nitride wafer substrate for solid state lighting devices, and associated systems and methods
FR2961948B1 (fr) * 2010-06-23 2012-08-03 Soitec Silicon On Insulator Procede de traitement d'une piece en materiau compose
JP6117199B2 (ja) 2011-06-28 2017-04-19 サン‐ゴバン、クリストー、エ、デテクトゥールSaint−Gobain Cristaux & Detecteurs 半導体基板及び形成する方法
JP6301259B2 (ja) * 2011-11-21 2018-03-28 サン‐ゴバン、クリストー、エ、デテクトゥールSaint−Gobain Cristaux & Detecteurs 半導体基板および形成方法
WO2013123241A1 (en) * 2012-02-17 2013-08-22 The Regents Of The University Of California Method for the reuse of gallium nitride epitaxial substrates
JP2013173652A (ja) * 2012-02-27 2013-09-05 Tokuyama Corp 自立基板の製造方法
CN102650074B (zh) * 2012-04-09 2015-09-16 中国电子科技集团公司第五十五研究所 制备大尺寸宽禁带单晶薄膜的结构和方法
JP6541229B2 (ja) * 2012-08-23 2019-07-10 シックスポイント マテリアルズ, インコーポレイテッド 窒化ガリウムおよび金属酸化物の複合基板
CN103074676B (zh) * 2012-09-13 2016-04-27 中国电子科技集团公司第四十六研究所 一种实现具有自剥离功能半导体材料生长的边缘保护方法
KR101381056B1 (ko) 2012-11-29 2014-04-14 주식회사 시지트로닉스 Ⅲ-질화계 에피층이 성장된 반도체 기판 및 그 방법
KR102071034B1 (ko) * 2013-02-28 2020-01-29 서울바이오시스 주식회사 질화물 기판 제조 방법
FR3007193B1 (fr) * 2013-06-18 2016-12-09 Saint-Gobain Lumilog Materiau semi-conducteur incluant des zones d'orientations cristallines differentes et procede de realisation associe
CN103388178B (zh) * 2013-08-07 2016-12-28 厦门市三安光电科技有限公司 Iii族氮化物外延结构及其生长方法
TWI570911B (zh) * 2014-05-19 2017-02-11 新世紀光電股份有限公司 半導體結構
KR20160008382A (ko) 2014-07-14 2016-01-22 서울대학교산학협력단 반도체 적층 구조, 이를 이용한 질화물 반도체층 분리방법 및 장치
JP2016062956A (ja) * 2014-09-16 2016-04-25 アイシン精機株式会社 基板及びその製造方法、半導体素子及びその製造方法、並びにレーザ加工装置
FR3029942B1 (fr) * 2014-12-11 2020-12-25 Saint Gobain Lumilog Procede de fabrication de plaquettes de nitrure d'element 13 a angle de troncature non nul
US10181398B2 (en) 2014-12-30 2019-01-15 Sensor Electronic Technology, Inc. Strain-control heterostructure growth
WO2016197077A1 (en) 2015-06-05 2016-12-08 Sensor Electronic Technology, Inc. Heterostructure with stress controlling layer
US10950747B2 (en) * 2015-07-01 2021-03-16 Sensor Electronic Technology, Inc. Heterostructure for an optoelectronic device
FR3048547B1 (fr) 2016-03-04 2018-11-09 Saint-Gobain Lumilog Procede de fabrication d'un substrat semi-conducteur
US11047650B2 (en) 2017-09-29 2021-06-29 Saint-Gobain Ceramics & Plastics, Inc. Transparent composite having a laminated structure
US11302800B2 (en) 2018-02-23 2022-04-12 The Texas A&M University System Fabrication of electronic devices using sacrificial seed layers
JP6553765B1 (ja) * 2018-03-20 2019-07-31 株式会社サイオクス 結晶基板の製造方法および結晶基板
FR3091020B1 (fr) 2018-12-21 2023-02-10 Saint Gobain Lumilog SUBSTRAT SEMI-CONDUCTEUR CO-DOPE n
FR3091008B1 (fr) 2018-12-21 2023-03-31 Saint Gobain Lumilog Substrat semi-conducteur avec couche intermédiaire dopée n
DE102019115351A1 (de) * 2019-06-06 2020-12-10 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Halbleiterbauelement mit Strahlungskonversionselement und Verfahren zum Herstellen von Strahlungskonversionselementen
FR3102776A1 (fr) 2019-11-05 2021-05-07 Saint-Gobain Lumilog Plaquette de nitrure d’élément 13 de variation d’angle de troncature réduite
CN112820632B (zh) * 2021-01-14 2024-01-09 镓特半导体科技(上海)有限公司 半导体结构、自支撑氮化镓层及其制备方法
CN113161226A (zh) * 2021-03-10 2021-07-23 无锡吴越半导体有限公司 一种基于等离子体cvd的氮化镓单结晶基板制造方法

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996041906A1 (en) * 1995-06-13 1996-12-27 Advanced Technology Materials, Inc. Bulk single crystal gallium nitride and method of making same
US5919305A (en) * 1997-07-03 1999-07-06 Cbl Technologies, Inc. Elimination of thermal mismatch defects in epitaxially deposited films through the separation of the substrate from the film at the growth temperature
US6071795A (en) * 1998-01-23 2000-06-06 The Regents Of The University Of California Separation of thin films from transparent substrates by selective optical processing
EP1041610A1 (en) * 1997-10-30 2000-10-04 Sumitomo Electric Industries, Ltd. GaN SINGLE CRYSTALLINE SUBSTRATE AND METHOD OF PRODUCING THE SAME
US20010022154A1 (en) * 1999-01-08 2001-09-20 Cho Hak Dong Method and apparatus for single crystal gallium nitride (GAN) bulk synthesis
EP1246233A2 (en) * 2001-03-27 2002-10-02 Nec Corporation Semiconductor substrate made of group III nitride, and process for manufacture thereof
EP1245702A2 (en) * 2001-03-26 2002-10-02 Hitachi Cable, Ltd. Process for producing a gallium nitride crystal substrate
US20020182889A1 (en) * 2001-06-04 2002-12-05 Solomon Glenn S. Free standing substrates by laser-induced decoherency and regrowth
US20030024472A1 (en) * 2001-08-01 2003-02-06 Crystal Photonics, Incorporated Wafer produced thereby, and associated methods and devices using the wafer
US6559075B1 (en) * 1996-10-01 2003-05-06 Siemens Aktiengesellschaft Method of separating two layers of material from one another and electronic components produced using this process
WO2003062507A2 (en) * 2002-01-22 2003-07-31 S.O.I.Tec Silicon Insulator Technologies Method for manufacturing a free-standing substrate made of monocrystalline semi-conductor material

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3788041B2 (ja) * 1998-06-30 2006-06-21 住友電気工業株式会社 GaN単結晶基板の製造方法
JP3545962B2 (ja) 1999-03-23 2004-07-21 三菱電線工業株式会社 GaN系化合物半導体結晶の成長方法及び半導体結晶基材

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996041906A1 (en) * 1995-06-13 1996-12-27 Advanced Technology Materials, Inc. Bulk single crystal gallium nitride and method of making same
US6559075B1 (en) * 1996-10-01 2003-05-06 Siemens Aktiengesellschaft Method of separating two layers of material from one another and electronic components produced using this process
US5919305A (en) * 1997-07-03 1999-07-06 Cbl Technologies, Inc. Elimination of thermal mismatch defects in epitaxially deposited films through the separation of the substrate from the film at the growth temperature
US6146457A (en) * 1997-07-03 2000-11-14 Cbl Technologies, Inc. Thermal mismatch compensation to produce free standing substrates by epitaxial deposition
EP1041610A1 (en) * 1997-10-30 2000-10-04 Sumitomo Electric Industries, Ltd. GaN SINGLE CRYSTALLINE SUBSTRATE AND METHOD OF PRODUCING THE SAME
US6071795A (en) * 1998-01-23 2000-06-06 The Regents Of The University Of California Separation of thin films from transparent substrates by selective optical processing
US20010022154A1 (en) * 1999-01-08 2001-09-20 Cho Hak Dong Method and apparatus for single crystal gallium nitride (GAN) bulk synthesis
EP1245702A2 (en) * 2001-03-26 2002-10-02 Hitachi Cable, Ltd. Process for producing a gallium nitride crystal substrate
EP1246233A2 (en) * 2001-03-27 2002-10-02 Nec Corporation Semiconductor substrate made of group III nitride, and process for manufacture thereof
US20020182889A1 (en) * 2001-06-04 2002-12-05 Solomon Glenn S. Free standing substrates by laser-induced decoherency and regrowth
US20030024472A1 (en) * 2001-08-01 2003-02-06 Crystal Photonics, Incorporated Wafer produced thereby, and associated methods and devices using the wafer
WO2003062507A2 (en) * 2002-01-22 2003-07-31 S.O.I.Tec Silicon Insulator Technologies Method for manufacturing a free-standing substrate made of monocrystalline semi-conductor material

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009519202A (ja) * 2005-12-12 2009-05-14 キーマ テクノロジーズ, インク. Iii族窒化物製品及び同製品の作製方法
US9263266B2 (en) 2005-12-12 2016-02-16 Kyma Technologies, Inc. Group III nitride articles and methods for making same
JP2016041654A (ja) * 2005-12-15 2016-03-31 サン−ゴバン クリストー エ デテクトゥール 低転位密度GaNの成長のためのプロセス
JP2007217227A (ja) * 2006-02-16 2007-08-30 Sumitomo Electric Ind Ltd GaN結晶の製造方法、GaN結晶基板および半導体デバイス
JP2010511584A (ja) * 2006-12-08 2010-04-15 リュミログ 結晶が基材端部上に成長しないように基板上にエピタキシャル成長させて窒化物単結晶を製造する方法
US8557042B2 (en) 2006-12-08 2013-10-15 Saint-Gobain Cristaux Et Detecteurs Method for manufacturing a single crystal of nitride by epitaxial growth on a substrate preventing growth on the edges of the substrate
WO2013144709A3 (en) * 2012-03-30 2014-01-16 Saint-Gobain Cristaux Et Detecteurs Method of forming a freestanding semiconductor wafer
US9318314B2 (en) 2012-03-30 2016-04-19 Saint-Gobain Cristaux Et Dectecteurs Method of forming a freestanding semiconductor wafer
FR3112238A1 (fr) 2020-07-06 2022-01-07 Saint-Gobain Lumilog Substrat semi-conducteur avec couche d’interface nitruree
WO2022008836A1 (fr) 2020-07-06 2022-01-13 Saint-Gobain Lumilog Substrat semi-conducteur avec couche d'interface nitruree

Also Published As

Publication number Publication date
EP1699951B1 (fr) 2008-11-12
CA2540245C (fr) 2012-02-14
FR2860248B1 (fr) 2006-02-17
JP4783288B2 (ja) 2011-09-28
CN100387760C (zh) 2008-05-14
DE602004017781D1 (de) 2008-12-24
EP1699951A2 (fr) 2006-09-13
KR20060079249A (ko) 2006-07-05
CN1882720A (zh) 2006-12-20
ATE414189T1 (de) 2008-11-15
US7282381B2 (en) 2007-10-16
WO2005031045A3 (fr) 2005-05-26
AU2004276541B2 (en) 2009-05-28
JP2007506635A (ja) 2007-03-22
CA2540245A1 (fr) 2005-04-07
FR2860248A1 (fr) 2005-04-01
AU2004276541A1 (en) 2005-04-07
KR101154747B1 (ko) 2012-06-08
US20070072396A1 (en) 2007-03-29

Similar Documents

Publication Publication Date Title
EP1699951B1 (fr) Procede de realisation de substrats autosupportes de nitrures d'elements iii par hetero epitaxie sur une couche sacrificielle
EP1525340B1 (fr) Procede de realisation par epitaxie en phase vapeur d un fil m de nitrure de gallium a faible densite de defaut
FR2769924A1 (fr) Procede de realisation d'une couche epitaxiale de nitrure de gallium, couche epitaxiale de nitrure de gallium et composant optoelectronique muni d'une telle couche
FR2840452A1 (fr) Procede de realisation par epitaxie d'un film de nitrure de gallium separe de son substrat
EP3146558B1 (fr) Procede de fabrication d'un materiau semi-conducteur incluant une couche de nitrure d'element iii semi-polaire
EP3248213B1 (fr) Fabrication d'un support semi-conducteur à base de nitrures d'éléments iii
EP3248212B1 (fr) Procédé de fabrication d'une structure semi-conductrice à base de nitrures d'éléments iii passivée et une telle structure
EP1476898B1 (fr) Procede de formation de couche de carbure de silicium ou de nitrure d element iii sur un substrat adapte
WO2022008836A1 (fr) Substrat semi-conducteur avec couche d'interface nitruree
EP4268266A1 (fr) Procédé de réalisation d'une couche à base de matériaux iii-n
FR3091020A1 (fr) SUBSTRAT SEMI-CONDUCTEUR CO-DOPE n
WO2020127603A1 (fr) Substrat semi-conducteur avec couche intermediaire dopee n
WO2014114730A1 (fr) Procede de fabrication d'une couche a base de nitrure d'element iii par decollement spontane
EP4055214A1 (fr) Plaquette de nitrure d'élément 13 de variation d'angle de troncature réduite
EP3420125A1 (fr) Procédé permettant d'obtenir sur un substrat cristallin une couche semi-polaire de nitrure
EP3231006B1 (fr) Procede de fabrication de plaquettes de nitrure d'element 13 a angle de troncature non nul
EP2304773A1 (fr) Procede de croissance de nitrure d'elements du groupe iii

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200480034370.1

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2006527446

Country of ref document: JP

Ref document number: 2540245

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 2004276541

Country of ref document: AU

WWE Wipo information: entry into national phase

Ref document number: 2004787441

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020067008056

Country of ref document: KR

ENP Entry into the national phase

Ref document number: 2004276541

Country of ref document: AU

Date of ref document: 20040924

Kind code of ref document: A

WWP Wipo information: published in national office

Ref document number: 2004276541

Country of ref document: AU

WWP Wipo information: published in national office

Ref document number: 1020067008056

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2004787441

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2007072396

Country of ref document: US

Ref document number: 10573463

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 10573463

Country of ref document: US