Classifications

• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10B—ELECTRONIC MEMORY DEVICES
  • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
  • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10B—ELECTRONIC MEMORY DEVICES
  • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
  • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
  • H10B41/42—Simultaneous manufacture of periphery and memory cells
  • H10B41/49—Simultaneous manufacture of periphery and memory cells comprising different types of peripheral transistor

Definitions

• Flash memory cells are often fabricated on the same substrate with logic or linear transistors.
• the transistors for the control gate in the flash memory cells and the logic and linear transistors often share the same polysilicon mask. They also share the same sidewall oxidation process and the same reactive ion etch (RIE) of the gate. While the sharing of common steps is efficient, it also presents one or more technical problems.
• logic and/or linear transistors require ultra shallow source and drain junction formation to avoid short channel effect (SCE). In order to achieve such ultra shallow source and drain junction formation the thermal budget for manufacturing the device must be kept very low. As such, sidewall oxidation process must be carried out at a low temperature or be entirely dispensed with.
• flash memory cell requires significant rounding of the gate edge to reduce the high electric fields that arise from the sharp gate edge, in order to retain charge in the gate stack. Gate rounding reduces leakage current by reducing the electric field around the charged trapped in the floating gate.
• the invention overcomes the problems of the prior art by optimizing sidewall oxidation processes and temperature for logic and linear transistors and fofthe flash memory transistor by using a dual hard mask (HM) approach.
• the logic and linear transistors are formed with one hard mask and the flash memory transistors are formed with another hard mask.
• a typical hard mask is formed from a chemical vapor deposited (CVD) TEOS (tetraethyl orthosilicade) oxide. While the additional TEOS hard mask adds several steps to the overall process, it avoids the expense of using an additional deep ultraviolet (DUN) mask to separate polysilicon for the control gate of the flash memory cells and the logic and linear transistors. The latter appears to be the only alternative for improving the existing, prior art process.
• CVD chemical vapor deposited
• DUN deep ultraviolet
• a second TEOS hard mask is added after the flash memory cell is etched. This occurs after removal of the first TEOS hard mask and formation of the flash sidewall oxide.
• the substrate is divided into a region including electrically erasable programmable memory EEPROM cells and other regions that include linear or logic devices. A triple well is formed in the EEPROM region. Then the gate stack is formed for the EEPROM transistor. This step includes forming a tunnel dielectric layer, a tunnel polysilicon gate layer, an interpoly dielectric layer and a control gate layer.
• the substrate is covered with a first hard mask, typically a TEOS layer.
• the TEOS layer is patterned and opened only in the EEPROM region to form source and drain regions for the EEPROM transistors. Those source and drain regions are implanted, the TEOS layer is removed, and the sidewalls are suitably oxidized for the EEPROM transistors. Thereafter, a second TEOS hard mask is deposited over the linear and logic regions. That TEOS hard mask is separately patterned to expose the source and drain regions for the linear and logic transistors. The linear and logic regions are implanted and the linear and logic transistors are completed in a manner well known in the art.
• the invention allows the manufacturer to optimize the thickness of the sidewall insulating layer on the flash stack and the logic and/or linear stack. It enables manufacture of a device that has different sidewall dielectric thicknesses on the flash transistors and the logic and/or linear transistors.
• This structure overcomes the defects of prior art structures that have logic and/or linear and flash transistors with the same sidewall thickness.
• the logic and/or linear devices have thinner sidewall oxides and thus can be more closely spaced to provide added logic and/or linear circuitry on the substrate.
• the memory devices have thicker sidewall insulating layers that shield the charge stored in the interpoly dielectric layer from adversely influencing the operation of the memory transistor. Description of the Drawings
• Figs. 1-4.1 show initial key sequential steps in the process along the word line of the EEPROM region.
• Figs. 4.2-8 show final key sequential steps in the process along the bit line of the EEPROM region.
• a P-type substrate 18 is suitably patterned to form shallow trench isolation regions 20.
• the trench isolation regions 20 surround each EEPROM . transistor and each pair of CMOS transistors.'
• the invention may be made on an N-type substrate where the dopings are suitable reversed.
• the substrate is then covered with a floating gate oxide 21 followed by a layer 22 of polysilicon.
• a suitable portion of the substrate, such as portion A is separately patterned and • implanted to have a triple- well 50 comprising N-well 51 enclosed in a P-well 52 that resides in the P-type substrate 18.
• CMOS pair of transistors in region B.
• regions may include transistor other than CMOS logic pairs.
• transistor of one conductivity type may be formed in the B regions and types of transistors may be logic or linear, including and not limited to power transistors such as LDMOS transistors.
• a layer 24 of oxinitride interpoly dielectric is deposited over the substrate.
• the layer 24 comprises sequentially deposited layers of low temperature deposited polysilicon that is oxidized and a layer of nitride rich silicon nitride.
• the layer 24 is suitably patterned by photoresist 23 to form two of the three layers of the ONO dielectric in the EEPROM stack as shown in Fig.4.
• the layer 24 and polysilicon layer 11 are stripped from the peripheral regions B and they are suitably patterned and implanted to form P-wells 41 and N-wells 42.
• the substrate 18 is covered with a layer 25 of oxide followed by a second layer of polysilicon 26.
• the layer 25 forms the gate oxide layer for the logic and linear devices and forms the upper oxide layer of the ONO dielectric layer 24.
• the polysilicon layer 26 is provided for the control gates of the EEPROM transistors and the logic and linear transistors.
• a first TEOS layer 30 is deposited over the second polysilicon layer 26.
• the first TEOS layer 30 is then suitably patterned with photoresist 23 to open the source and drain regions of the EEPROM. Source and drain regions are suitably implanted to form the source and drains of the EEPROM.
• the first TEOS layer 30 is removed by a high selective reactive ion etching, stopping on polysilicon layer 26.
• the sidewalls of the gate stack of the EEPROM are oxidized to provide a sidewall oxide suitable for flash stack transistors. Oxidation takes place at about 850- 950° centigrade in a furnace for approximately 30 minutes in order to grow a sidewall that is about 15 nanometers thick on the polysilicon regions of the gate stack.
• a second TEOS layer 32 is deposited over the substrate 18.
• TEOS layer 32 is suitably patterned with a photoresist layer 23 to form the gates and to open the source and drains of the logic and linear transistors.
• the sources and drains of the logic and/or linear transistors are implanted, the second TEOS layer 32 is removed by reactive ion etching and the gates of the peripheral transistors receive a thinner sidewall oxide. That sidewall oxide is approximately 6 nanometers and is generated by a relatively short rapid thermal annealing step.
• the rapid thermal annealing is carried out at about 700-900 ° C for about 10-20 second. It activates the doping in the logic and/or linear transistors but does not drive them very far into the substrate. This results in a logic and/or linear region with relatively closely spaced transistors.
• a manufacturer may produce a single integrated circuit with logic and/or linear and memory devices having different sidewall insulating thicknesses.
• the sidewalls can be optimized to be as thin as needed to provide more transistor in the region allowed for logic and/or linear devices.
• the memory devices are optimized to have a thick enough sidewall oxide to prevent the charge stored in the interpoly dielectric layer from having an unwanted effect on the operation of the memory transistors.

Landscapes

• Engineering & Computer Science (AREA)
• Manufacturing & Machinery (AREA)
• Non-Volatile Memory (AREA)
• Semiconductor Memories (AREA)
• Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Priority Applications (3)

Applications Claiming Priority (2)

Publications (2)

Family

ID=31977402

Family Applications (1)

Country Status (7)

Cited By (1)

Families Citing this family (14)

Family Cites Families (35)

• 2002
  • 2002-09-04 US US10/234,344 patent/US6841824B2/en not_active Expired - Lifetime
• 2003
  • 2003-08-28 TW TW092123836A patent/TWI231575B/zh not_active IP Right Cessation
  • 2003-09-03 WO PCT/EP2003/009779 patent/WO2004023558A2/en not_active Ceased
  • 2003-09-03 EP EP03793794A patent/EP1535337B1/en not_active Expired - Lifetime
  • 2003-09-03 DE DE60335382T patent/DE60335382D1/de not_active Expired - Lifetime
  • 2003-09-03 JP JP2004533457A patent/JP4621023B2/ja not_active Expired - Fee Related
  • 2003-09-03 CN CNB038210924A patent/CN100530659C/zh not_active Expired - Fee Related
  • 2003-09-03 CN CN2009100054848A patent/CN101483178B/zh not_active Expired - Fee Related
• 2004
  • 2004-09-29 US US10/953,949 patent/US7081381B2/en not_active Expired - Lifetime

Also Published As

Similar Documents

Legal Events