DE60335382D1 - Verfahren zur getrennten seitenwandoxidation einer flash-speicherzelle - Google Patents
Verfahren zur getrennten seitenwandoxidation einer flash-speicherzelleInfo
- Publication number
- DE60335382D1 DE60335382D1 DE60335382T DE60335382T DE60335382D1 DE 60335382 D1 DE60335382 D1 DE 60335382D1 DE 60335382 T DE60335382 T DE 60335382T DE 60335382 T DE60335382 T DE 60335382T DE 60335382 D1 DE60335382 D1 DE 60335382D1
- Authority
- DE
- Germany
- Prior art keywords
- side wall
- memory cell
- flash memory
- separated side
- wall oxidation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title 1
- 230000003647 oxidation Effects 0.000 title 1
- 238000007254 oxidation reaction Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/49—Simultaneous manufacture of periphery and memory cells comprising different types of peripheral transistor
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/234,344 US6841824B2 (en) | 2002-09-04 | 2002-09-04 | Flash memory cell and the method of making separate sidewall oxidation |
PCT/EP2003/009779 WO2004023558A2 (en) | 2002-09-04 | 2003-09-03 | Flash memory cell and the method of making separate sidewall oxidation |
Publications (1)
Publication Number | Publication Date |
---|---|
DE60335382D1 true DE60335382D1 (de) | 2011-01-27 |
Family
ID=31977402
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60335382T Expired - Lifetime DE60335382D1 (de) | 2002-09-04 | 2003-09-03 | Verfahren zur getrennten seitenwandoxidation einer flash-speicherzelle |
Country Status (7)
Country | Link |
---|---|
US (2) | US6841824B2 (de) |
EP (1) | EP1535337B1 (de) |
JP (1) | JP4621023B2 (de) |
CN (2) | CN101483178B (de) |
DE (1) | DE60335382D1 (de) |
TW (1) | TWI231575B (de) |
WO (1) | WO2004023558A2 (de) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6909139B2 (en) * | 2003-06-27 | 2005-06-21 | Infineon Technologies Ag | One transistor flash memory cell |
US7160771B2 (en) * | 2003-11-28 | 2007-01-09 | International Business Machines Corporation | Forming gate oxides having multiple thicknesses |
US6972457B1 (en) * | 2004-04-09 | 2005-12-06 | Eastman Kodak Company | Imaging cell that has a long integration period and method of operating the imaging cell |
KR100624290B1 (ko) * | 2004-06-14 | 2006-09-19 | 에스티마이크로일렉트로닉스 엔.브이. | 플래쉬 메모리 소자의 제조 방법 |
ITMI20042532A1 (it) * | 2004-12-28 | 2005-03-28 | St Microelectronics Srl | Metodo per fabbricare dispositivi elettronici di memoria non volatile integrati su un substrato semiconduttore comprendente una fase di deposizione di dielettrico premetal migliorata |
US7679130B2 (en) * | 2005-05-10 | 2010-03-16 | Infineon Technologies Ag | Deep trench isolation structures and methods of formation thereof |
US7495279B2 (en) * | 2005-09-09 | 2009-02-24 | Infineon Technologies Ag | Embedded flash memory devices on SOI substrates and methods of manufacture thereof |
US20070133289A1 (en) * | 2005-12-01 | 2007-06-14 | Aplus Flash Technology, Inc. | NAND-type flash memory device with high voltage PMOS and embedded poly and methods of fabricating the same |
US20080112231A1 (en) * | 2006-11-09 | 2008-05-15 | Danny Pak-Chum Shum | Semiconductor devices and methods of manufacture thereof |
CN102544004A (zh) * | 2010-12-09 | 2012-07-04 | 和舰科技(苏州)有限公司 | 一种嵌入式闪存及其制造方法 |
US8916909B2 (en) | 2012-03-06 | 2014-12-23 | Infineon Technologies Austria Ag | Semiconductor device and method for fabricating a semiconductor device |
CN108630700A (zh) * | 2017-03-22 | 2018-10-09 | 中芯国际集成电路制造(上海)有限公司 | 闪存器件及其制造方法 |
US10297602B2 (en) | 2017-05-18 | 2019-05-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Implantations for forming source/drain regions of different transistors |
KR102212751B1 (ko) * | 2019-07-26 | 2021-02-04 | 주식회사 키 파운드리 | 비휘발성 메모리 소자 및 그 제조방법 |
Family Cites Families (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US41000A (en) * | 1863-12-22 | Improvement in grain-separators | ||
US25635A (en) | 1859-10-04 | Accountant label foe peeiodicals | ||
JPH02260564A (ja) | 1989-03-31 | 1990-10-23 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
US5190887A (en) * | 1991-12-30 | 1993-03-02 | Intel Corporation | Method of making electrically erasable and electrically programmable memory cell with extended cycling endurance |
US5412238A (en) * | 1992-09-08 | 1995-05-02 | National Semiconductor Corporation | Source-coupling, split-gate, virtual ground flash EEPROM array |
US5313419A (en) | 1993-02-01 | 1994-05-17 | National Semiconductor Corporation | Self-aligned trench isolation scheme for select transistors in an alternate metal virtual ground (AMG) EPROM array |
JP3532625B2 (ja) * | 1994-10-06 | 2004-05-31 | 東芝マイクロエレクトロニクス株式会社 | 半導体装置の製造方法 |
US5717634A (en) | 1995-07-19 | 1998-02-10 | Texas Instruments Incorporated | Programmable and convertible non-volatile memory array |
JP3383140B2 (ja) * | 1995-10-02 | 2003-03-04 | 株式会社東芝 | 不揮発性半導体記憶装置の製造方法 |
US5702988A (en) * | 1996-05-02 | 1997-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Blending integrated circuit technology |
US6043123A (en) * | 1996-05-30 | 2000-03-28 | Hyundai Electronics America, Inc. | Triple well flash memory fabrication process |
SG70594A1 (en) * | 1996-05-30 | 2000-02-22 | Hyundai Electronics America | Triple well flash memory cell and fabrication process |
JPH10154802A (ja) * | 1996-11-22 | 1998-06-09 | Toshiba Corp | 不揮発性半導体記憶装置の製造方法 |
US6096597A (en) | 1997-01-31 | 2000-08-01 | Texas Instruments Incorporated | Method for fabricating an integrated circuit structure |
US5880991A (en) | 1997-04-14 | 1999-03-09 | International Business Machines Corporation | Structure for low cost mixed memory integration, new NVRAM structure, and process for forming the mixed memory and NVRAM structure |
TW420874B (en) * | 1998-05-04 | 2001-02-01 | Koninkl Philips Electronics Nv | Method of manufacturing a semiconductor device |
US6037222A (en) | 1998-05-22 | 2000-03-14 | Taiwan Semiconductor Manufacturing Company | Method for fabricating a dual-gate dielectric module for memory embedded logic using salicide technology and polycide technology |
US6146970A (en) | 1998-05-26 | 2000-11-14 | Motorola Inc. | Capped shallow trench isolation and method of formation |
US6074914A (en) | 1998-10-30 | 2000-06-13 | Halo Lsi Design & Device Technology, Inc. | Integration method for sidewall split gate flash transistor |
JP2000150678A (ja) | 1998-11-10 | 2000-05-30 | Mitsubishi Electric Corp | 不揮発性半導体記憶装置およびその製造方法 |
TW402793B (en) | 1998-12-15 | 2000-08-21 | United Microelectronics Corp | Flash memory manufacture method |
TW402743B (en) * | 1999-02-10 | 2000-08-21 | Promos Techvologies Inc | Method for producing metallic polycide gate with amorphous silicon cap layer |
US6180456B1 (en) | 1999-02-17 | 2001-01-30 | International Business Machines Corporation | Triple polysilicon embedded NVRAM cell and method thereof |
JP2000243958A (ja) * | 1999-02-24 | 2000-09-08 | Toshiba Corp | 半導体装置およびその製造方法 |
JP2000311992A (ja) * | 1999-04-26 | 2000-11-07 | Toshiba Corp | 不揮発性半導体記憶装置およびその製造方法 |
TW415045B (en) | 1999-08-10 | 2000-12-11 | United Microelectronics Corp | Manufacture of embedded flash memory |
US6284602B1 (en) * | 1999-09-20 | 2001-09-04 | Advanced Micro Devices, Inc. | Process to reduce post cycling program VT dispersion for NAND flash memory devices |
JP2001094093A (ja) * | 1999-09-20 | 2001-04-06 | Toshiba Corp | 半導体装置及びその製造方法 |
US6406960B1 (en) | 1999-10-25 | 2002-06-18 | Advanced Micro Devices, Inc. | Process for fabricating an ONO structure having a silicon-rich silicon nitride layer |
JP2001135804A (ja) * | 1999-11-01 | 2001-05-18 | Denso Corp | 半導体装置 |
JP3450770B2 (ja) * | 1999-11-29 | 2003-09-29 | 松下電器産業株式会社 | 半導体装置の製造方法 |
US6188045B1 (en) * | 2000-04-03 | 2001-02-13 | Alto-Shaam, Inc. | Combination oven with three-stage water atomizer |
JP3773425B2 (ja) * | 2000-08-10 | 2006-05-10 | 松下電器産業株式会社 | 半導体記憶装置の製造方法 |
KR100347145B1 (ko) | 2000-08-29 | 2002-08-03 | 주식회사 하이닉스반도체 | 플래시 셀 배열에서 세그먼트 트랜지스터와 셀 영역의연결방법 |
JP2002118177A (ja) | 2000-10-11 | 2002-04-19 | Toshiba Corp | 半導体装置及びその製造方法 |
-
2002
- 2002-09-04 US US10/234,344 patent/US6841824B2/en not_active Expired - Lifetime
-
2003
- 2003-08-28 TW TW092123836A patent/TWI231575B/zh not_active IP Right Cessation
- 2003-09-03 WO PCT/EP2003/009779 patent/WO2004023558A2/en active Application Filing
- 2003-09-03 DE DE60335382T patent/DE60335382D1/de not_active Expired - Lifetime
- 2003-09-03 JP JP2004533457A patent/JP4621023B2/ja not_active Expired - Fee Related
- 2003-09-03 CN CN2009100054848A patent/CN101483178B/zh not_active Expired - Fee Related
- 2003-09-03 CN CNB038210924A patent/CN100530659C/zh not_active Expired - Fee Related
- 2003-09-03 EP EP03793794A patent/EP1535337B1/de not_active Expired - Fee Related
-
2004
- 2004-09-29 US US10/953,949 patent/US7081381B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CN101483178A (zh) | 2009-07-15 |
JP2005537671A (ja) | 2005-12-08 |
CN100530659C (zh) | 2009-08-19 |
TW200409302A (en) | 2004-06-01 |
US7081381B2 (en) | 2006-07-25 |
TWI231575B (en) | 2005-04-21 |
CN101483178B (zh) | 2011-08-03 |
EP1535337A2 (de) | 2005-06-01 |
CN1679166A (zh) | 2005-10-05 |
WO2004023558A3 (en) | 2004-09-02 |
JP4621023B2 (ja) | 2011-01-26 |
WO2004023558A2 (en) | 2004-03-18 |
EP1535337B1 (de) | 2010-12-15 |
US6841824B2 (en) | 2005-01-11 |
US20040041205A1 (en) | 2004-03-04 |
US20050040474A1 (en) | 2005-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60335382D1 (de) | Verfahren zur getrennten seitenwandoxidation einer flash-speicherzelle | |
DE60334663D1 (de) | Verfahren zur wiederverwendung einer sekundärbatterie | |
DE602004022485D1 (de) | Verfahren zur Herstellung einer Klemmbackenanordnung | |
DE602005008652D1 (de) | Verfahren zur Herstellung einer nichtflüchtigen Halbleiterspeichervorrichtung | |
DE60237396D1 (de) | Verfahren zur beurteilung des zustands einer zusammengebauten batterie | |
DE60328844D1 (de) | Verfahren zur Tonererstellung | |
DE50309623D1 (de) | Verfahren zur Formgebung durch elektrochemisches Abtragen | |
DE502004003498D1 (de) | Verfahren zur ermittlung einer parklücke | |
DE50313347D1 (de) | Verfahren zur nachbehandlung einer photovoltaischen zelle | |
DE502004003903D1 (de) | Verfahren zur Bildung einer Auslöseentscheidung | |
DE602004023631D1 (de) | Verfahren zur einführung einer nukleinsäure | |
DE602004019853D1 (de) | Verfahren zur Herstellung einer Alkalibatterie | |
DE60028219T8 (de) | Verfahren zur Spracherkennung | |
DE602005004553D1 (de) | Flash-speichereinheit und verfahren zur programmierung einer flash-speichereinheit | |
DE602005001553D1 (de) | Verfahren zur herstellung einer 4-nitroimidazolverbindung | |
DE60215484D1 (de) | Verfahren zur herstellung einer flanschverbindung | |
DE60032776D1 (de) | Verfahren zur Spracherkennung | |
DE502004012455D1 (de) | Verfahren zur Herstellung einer Lötstoppbarriere | |
DE502004001169D1 (de) | Verfahren zur erkennung von säureschichtung in einer batterie | |
ATE398118T1 (de) | Verfahren zur synthese einer benzimidazolverbindung | |
DE60318692D1 (de) | Einstellverfahren für die Schwellenspannung einer Speicherzelle | |
DE50308653D1 (de) | Verfahren zur herstellung einer nrom-speicherzellenanordnung | |
DE10393016D2 (de) | Verfahren zur automatischen Netzwerkintegration | |
DE69941829D1 (de) | Verfahren zur Herstellung einer nichtflüchtigen Speichervorrichtung | |
DE50307757D1 (de) | Verfahren zur Ermittlung einer geeigneten Parklücke |