TWI621241B - 半導體晶片及具有半導體晶片之半導體裝置 - Google Patents

半導體晶片及具有半導體晶片之半導體裝置 Download PDF

Info

Publication number
TWI621241B
TWI621241B TW103109664A TW103109664A TWI621241B TW I621241 B TWI621241 B TW I621241B TW 103109664 A TW103109664 A TW 103109664A TW 103109664 A TW103109664 A TW 103109664A TW I621241 B TWI621241 B TW I621241B
Authority
TW
Taiwan
Prior art keywords
semiconductor wafer
semiconductor
wafer
substrate
silicon substrate
Prior art date
Application number
TW103109664A
Other languages
English (en)
Other versions
TW201507097A (zh
Inventor
畑澤秋彥
Original Assignee
盧森堡商經度半導體責任有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 盧森堡商經度半導體責任有限公司 filed Critical 盧森堡商經度半導體責任有限公司
Publication of TW201507097A publication Critical patent/TW201507097A/zh
Application granted granted Critical
Publication of TWI621241B publication Critical patent/TWI621241B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5385—Assembly of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/16146—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/16147—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a bonding area disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H01L2225/06544—Design considerations for via connections, e.g. geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

提供一種在層積複數個半導體晶片來形成晶片層積體之際，具有半導體晶片彼此難以在半導體晶片的面方向偏位的構成的半導體晶片；和具有此種半導體晶片的半導體裝置。
本發明的半導體晶片(10)，設有：具有絕緣性的基板(矽基板(21))；和設置在基板之一方的面的複數個凸塊電極(表面凸塊電極(22))；和設置在基板之另一方的面的複數個凹部(23)；和配置在凹部(23)內的焊料層(24)。凹部(23)，是形成開口面積由基板(21)之另一方的面側向著一方的面側變小。

Description

半導體晶片及具有半導體晶片之半導體裝置
本發明是關一種應用於CoC(Chip on Chip：疊層晶片)的半導體晶片、及具有該半導體晶片的CoC型的半導體裝置。
近年隨著電子機器的小型化和高功能化，提供一種層積具有電極的複數個半導體晶片的CoC型的半導體裝置。
作為此種半導體裝置之製造方法的一例，於專利文獻1(日本特開第2010-251347號公報)揭示一種將具有電極的半導體晶片彼此，一邊將凸塊電極彼此互相連接、一邊層積，形成晶片層積體，在該晶片層積體固定在配線基板上，形成半導體裝置的方法。以不會在各半導體晶片，因熱應力產生電極彼此的連接部的破裂和半導體晶片本身的裂痕的方式，在晶片層積體，以覆蓋已層積的半導體晶片彼此之間與各半導體晶片的周圍的方式，填充 底層填材(密封樹脂)。
而且，於專利文獻2(日本特開第2005-277059號公報)揭示一種在背面凹陷的凹部(背面側連接構件)層積具有與表面凸塊電極(表面側連接構件)的接合面的複數個半導體晶片所成的半導體裝置。在已凹陷的凹部設有接合面，藉此在將半導體晶片利用接合工具保持之際，接合工具的表面與接合面並未接觸。即使接合面受接合工具加壓被壓壞，仍難以接觸到相鄰接的配線等。像這樣，即使接合面壓壞仍難以接觸到相鄰接的配線等，因此難以產生短路。
〔先行技術文獻〕 〔專利文獻〕
〔專利文獻1〕日本特開第2010-251347號公報
〔專利文獻2〕日本特開第2005-277059號公報
在CoC型的半導體裝置中，在形成晶片層積體之際，複數個半導體晶片層積成各半導體晶片的電極彼此隔著焊料層而連接。然而，所層積的半導體晶片的電極分別以略平坦的面構成，因此在固定各半導體晶片的電極彼此之際，於加壓時，一旦稍微對半導體晶片的面方向施力，電極彼此就會隔著焊料層而滑動，引起位置偏移。因 此，有可能無法將電極彼此良好的固定。
在專利文獻1揭示的半導體裝置之製造方法中，在形成晶片層積體之際，無法抑制電極彼此之間的滑動。因此，在因加壓及加熱使焊料層硬化的工程中，半導體晶片彼此會隔著焊料層而滑動，很容易在半導體晶片的面方向產生位置偏移。
在專利文獻2所揭示的半導體裝置的構成中，對表面凸塊電極的外形而言，凹部的形狀形成很大，因此在表面凸塊電極與凹部的側面之間產生間隙。因而，在半導體晶片彼此接合之際，表面凸塊電極會在凹部內固定的位置產生落差，結果會有：半導體晶片彼此在半導體晶片的面方向位置偏移而連接的問題。
本發明之目的在於提供一種在層積複數個半導體晶片來形成晶片層積體之際，具有半導體晶片彼此難以在半導體晶片的面方向位置偏移的構成的半導體晶片；和具有此種半導體晶片的半導體裝置。
為了達成前述之目的，本發明的半導體晶片，設有：具有絕緣性的基板；和設在基板之一方的面的複數個凸塊電極；和設在基板之另一方的面的複數個凹部；和配置在凹部內的焊料層。凹部，是開口面積由基板之另一方的面側向著一方的面側變小為其特徵。
若藉由本發明，藉由在凹部設在半導體晶片之另一方的面，在層積複數個半導體晶片之際，表面凸塊電極在凹部內被收容成覆蓋在焊料層，因此難以在半導體晶片的面方向產生位置偏移。除此之外，該凹部是形成開口面積由基板之另一方的面側向著一方一方的面側變小，表面凸塊電極變得很容易配置在凹部的中心部，因此更難以在半導體晶片的面方向產生位置偏移。
1‧‧‧半導體裝置
10‧‧‧半導體晶片
10a‧‧‧第1半導體晶片
10b‧‧‧第2半導體晶片
10c‧‧‧第3半導體晶片
11‧‧‧晶片積層體
12‧‧‧配線基板
12a‧‧‧絕緣基材
12b‧‧‧絕緣膜
13‧‧‧底層填材
14‧‧‧密封樹脂
15‧‧‧連接銲墊
16‧‧‧焊盤
17‧‧‧焊球
18‧‧‧焊線凸塊
19‧‧‧接著構件
20‧‧‧連通部
21‧‧‧矽基板
22‧‧‧表面凸塊電極
23‧‧‧凹部
24‧‧‧焊料層
25‧‧‧導體層
26‧‧‧間隙
27‧‧‧電路形成層
28‧‧‧電極銲墊
29‧‧‧鍍Ni(鎳)層
30‧‧‧鍍Au(金)層
33‧‧‧接合工具
33a‧‧‧吸引孔
34‧‧‧接合工具
34a‧‧‧吸引孔
35‧‧‧分配器
36‧‧‧塗佈平台
37‧‧‧塗佈用薄片
40‧‧‧第1開口部
41‧‧‧第2開口部
42‧‧‧保護膜
43‧‧‧貫通孔
第1圖是表示具有本發明之第1實施形態的半導體晶片之半導體裝置的剖面圖。
第2a圖是表示本發明之第1半導體晶片的平面圖。
第2b圖是第2a圖之A-A’線剖面圖。
第3a圖是表示第1實施形態的第2半導體晶片的平面圖。
第3b圖是第3a圖之B-B’線剖面圖。
第4a圖是表示第1實施形態的第3半導體晶片的平面圖。
第4b圖是第4a圖之C-C’線剖面圖。
第5圖是表示第1實施形態的第2半導體晶片的表面凸塊電極近傍的放大剖面圖。
第6a圖是表示層積第1實施形態的半導體晶片來形 成晶片層積體的工程的剖面圖。
第6b圖是表示層積第1實施形態的半導體晶片來形成晶片層積體的工程的剖面圖。
第6c圖是表示層積第1實施形態的半導體晶片來形成晶片層積體的工程的剖面圖。
第7a圖是表示在層積第1實施形態的半導體晶片之際，抑制位置偏移而層積的程製的剖面圖。
第7b圖是表示在層積第1實施形態的半導體晶片之際，抑制位置偏移而層積的程製的剖面圖。
第8a圖是表示在層積第1實施形態的半導體晶片的晶片層積體填充底層填材的工程的剖面圖。
第8b圖是表示在層積第1實施形態的半導體晶片的晶片層積體填充底層填材的工程的剖面圖。
第9a圖是表示形成構成第1實施形態的半導體晶片的半導體裝置的工程的剖面圖。
第9b圖是表示形成構成第1實施形態的半導體晶片的半導體裝置的工程的剖面圖。
第9c圖是表示形成構成第1實施形態的半導體晶片的半導體裝置的工程的剖面圖。
第9d圖是表示形成構成第1實施形態的半導體晶片的半導體裝置的工程的剖面圖。
第9e圖是表示形成構成第1實施形態的半導體晶片的半導體裝置的工程的剖面圖。
第10圖是表示本發明之第1實施形態的半導體晶片 之變形例的表面凸塊電極近傍的剖面圖。
第11圖是表示本發明之第2實施形態的半導體晶片的表面凸塊電極近傍的剖面圖。
以下針對本發明之實施形態參照圖面做說明。
(第1實施形態)
第1圖是表示使用本發明之第1實施形態的半導體晶片構成的半導體裝置的剖面圖。
本實施形態的半導體裝置1中，由：一片的第1半導體晶片10a、三片的第2半導體晶片10b、一片的第3半導體晶片10c製成的晶片層積體11，是搭載成與第3半導體晶片10c之一方的面和配線基板12之一方的面相對向。在晶片層積體11的各半導體晶片10彼此的間隙填充底層填材13。在第3半導體晶片10c與配線基板12之間填充接著構件19。密封樹脂14覆蓋晶片層積體11的周圍。
以下，詳細說明半導體裝置1的構成。
配線基板12，具有：在兩面形成圖未表示的配線的矩形絕緣基材12a(例如玻璃環氧基板)，除了後述的連接銲墊15和焊盤(land)16之外，各配線覆蓋在絕緣膜12b(例如抗焊膜)。在配線基板12之一方的面 隔著焊線凸塊18，形成著連接在第3半導體晶片10c的複數個連接銲墊15。在配線基板12之另一方的面，與成為外部端子的焊球17連接的複數個焊盤16以既定的間隔形成。連接銲墊15與焊盤16，是藉由形成在絕緣基材12a的配線，電性連接。
形成在配線基板12之一方的面的連接銲墊15和晶片層積體11的第3半導體晶片10c之一方的面的表面凸塊電極22(凸塊電極)，是以隔著焊線凸塊18電性連接的方式，在配線基板12之一方的面搭載著晶片層積體11。晶片層積體11，具有：按照層積在配線基板12的順序，層積著一片的第3半導體晶片10c、三片的第2半導體晶片10b、一片的第1半導體晶片10a的構成。以在第3半導體晶片10c之另一方的面的凹部23內的焊料層24，連接著第2半導體晶片10b之一方的面的表面凸塊電極22的方式，在第3半導體晶片10c之上層積著第2半導體晶片10b。以在第一片的第2半導體晶片10b之另一方的面的凹部23內的焊料層24，連接著第二片的第2半導體晶片10b之一方的面的表面凸塊電極22的方式，層積著第2半導體晶片10b彼此。而且，第三片的第2半導體晶片10b，是與第二片的第2半導體晶片10b相樣的被層積。以在第三片的第2半導體晶片10b之另一方的面的凹部23內的焊料層24，連接著第1半導體晶片10a之一方的面的表面凸塊電極22的方式，層積著第三片的第2半導體晶片10b與第1半導體晶片10a。本實施形態中， 作為構成晶片層積體11的半導體晶片10，採用複數個記憶體晶片與介面晶片。
在晶片層積體11之所層積的半導體晶片10彼此之間與其周圍，填充底層填材13。在配線基板12與晶片層積體11的第3半導體晶片10c之間，填充例如NCP(Non Conductive Paste：非導電性絕緣膠)等的接著構件19。密封樹脂14，是形成覆蓋搭載在配線基板12之一方的面的晶片層積體11的周圍。密封樹脂14，於平面觀看，形成在與配線基板12相同的範圍。
第2a圖、第2b圖是表示構成晶片層積體11的第1半導體晶片10a的圖。第1半導體晶片10a是以矩形的矽基板21(基板)構成，在矽基板21之一方的面，整面設有電路形成層27及圖未表示的絕緣性的保護膜。而且，複數個表面凸塊電極22，是形成在矽基板21之一方的面的中央區域，成為平行於矽基板21之一邊的列。
第3a圖、第3b圖是表示構成晶片層積體11的第2半導體晶片10b的圖。第2半導體晶片10b，是利用與第1半導體晶片10a相同尺寸的矩形矽基板21構成，在矽基板21之一方的面，全面設有電路形成層27及絕緣性的保護膜42(參照第5圖)。而且，複數個表面凸塊電極22，是形成在矽基板21之一方的面的中央區域，成為平行於矽基板21之一邊的列。在矽基板21之另一方的面，是由矽基板21之另一方的面側向著一方的面側而為錐狀的複數個凹部23，是在矽基板21的中央區域 形成成為平行於矽基板21之一邊及矽基板21之一方的面的表面凸塊電極22之列的列。該凹部23，是設於形成在矽基板21之一方的面的表面凸塊電極22的正下方，在內部設有例如：由Sn(錫)/Ag(銀)焊料製成的導電性的焊料層24。而且，由凹部23向著矽基板21之一方的面，在以一定的開口面積貫通的連通部內，收容著例如：由Cu(銅)製成的導電性的導體層25。
第5圖是表示第2半導體晶片10b的表面凸塊電極22的周圍的構成之放大剖面圖。表面凸塊電極22，是形成例如：由Cu製成的圓柱形狀，且設成自矽基板21之一方的面突出。在表面凸塊電極22上，形成著Cu擴散防止用的鍍Ni(鎳)層29與氧化防止用的鍍Au(金)層30。表面凸塊電極22與凹部23內的焊料層24，是隔著收容在電極銲墊28及連通部20的導體層25電性連接。
第4a圖、第4b圖是表示構成晶片層積體11的第3半導體晶片10c的圖。第3半導體晶片10c，是利用平面比第1半導體晶片10a還小的矩形矽基板21構成。在矽基板21之一方的面，全面設有電路形成層27及圖未表示的絕緣性的保護膜。而且，複數個表面凸塊電極22，是形成在與第2半導體晶片10b之一方的面設有表面凸塊電極22的位置相比更靠近矽基板21之一方的面的端部側的位置，成為平行於矽基板21之一邊的列。在矽基板21之另一方的面，由矽基板21之另一方的面側向著一 方的面側而為錐狀的複數個凹部23，是在矽基板21的中央區域形成成為平行於矽基板21之一邊及矽基板21之一方的面的表面凸塊電極22之列的列。該凹部23，是自表面凸塊電極22形成在矽基板21之一方的面的位置的正下方起，設在靠近矽基板21之端部側的位置。除此之外，在凹部23內，設有例如：由Sn/Ag焊料製成的導電性的焊料層24。而且，由凹部23向著矽基板21之一方的面，在以一定的開口面積貫通的連通部20，收容著例如：由Cu製成的導電性的導體層25。表面凸塊電極22與凹部23內的焊料層24，是隔著收容在連通部20的導體層25及電路形成層27電性連接。
其次，針對製造具有以上說明的構成的半導體裝置1的工程，參照第6a圖~第9e圖做說明。
首先，為了形成晶片層積體11，如第6a圖所示，第1半導體晶片10a是配置成使第1半導體晶片10a之另一方的面接觸到具有複數個吸引孔33a的接合平台33。已配置的第1半導體晶片10a，是利用在吸引孔33a產生的負壓而保持在接合平台33。
一方面，第2半導體晶片10b，是利用在接合工具34的吸引孔34a產生的負壓保持在接合工具34，接合工具34會使第2半導體晶片10b往接合平台33的正上方移動。而且，第2半導體晶片10b是在第1半導體晶片10a之上積層成連接著第1半導體晶片10a的表面凸塊電極22和第2半導體晶片10b的凹部23內的焊料層24。 以同樣的順序，在第一片的第2半導體晶片10b之上，層積著第二片及第三片的第2半導體晶片10b。而且，此時，焊料層24，未硬化且具有流動性。
此時，如第7a圖所示，位在下方的半導體晶片的表面凸塊電極22，是在未配置在位於上方的半導體晶片的凹部23之中心的狀態下，一旦半導體晶片10彼此層積層，即為當初在半導體晶片10的面方向位置偏移的狀態。然而，本實施形態的半導體晶片10的凹部23為錐狀，在使半導體晶片10彼此更接近的過程中，如第7b圖所示，表面凸塊電極22沿著凹部23的傾斜滑動，變得易於收容到凹部23的中心。因而，在半導體晶片10彼此之層積時，變得難以在半導體晶片10的面方向產生位置偏移。
接著，如第6b圖所示，層積著第3半導體晶片10b。第3半導體晶片10c，是利用在吸引孔34b產生的負壓保持在接合工具34，接合工具34會使第3半導體晶片10c往接合平台33的正上方移動。而且，第3半導體晶片10c是在第三片的第2半導體晶片10b之上，層積成連接著第三片的第2半導體晶片10b的表面凸塊電極22和第3半導體晶片10b的凹部23內的焊料層24。若層積各半導體晶片10的話，各半導體晶片10的各個的焊料層24會硬化。
如以上所成，層積著複數個半導體晶片10，而形成晶片層積體11。
已形成的晶片層積體11，如第8a圖所示，配置在一方之面以塗佈用薄片37覆蓋的塗佈平台36。而且，藉由分配器35在晶片層積體11的間隙26(參照第7a圖、第7b圖)填充底層填材13。對塗佈用薄片37塗佈氟系薄片和矽系接著劑的薄片等，可使用對底層填材之濕潤性小的材料。然後，晶片層積體11全體是以既定的溫度，例如：150℃左右進行熱處理使底層填材硬化，形成填充著如第8b圖所示的底層填材13的晶片層積體11。在本實施形態中，由於在塗佈用薄片37使用對底層填材13之濕潤性小的材料製成的薄片，在底層填材硬化時，底層填材13難以附著至塗佈用薄片37。
其次，如第9a圖所示，準備配線基板12。在配線基板12，使用兩面形成圖未表示的配線的絕緣基材12a(例如玻璃環氧基板)。在絕緣基材12a之一方的面，形成：複數個連接銲墊15；和設在連接銲墊15的表面，且與第3半導體晶片10c連接的焊線凸塊18。在絕緣基材12a之另一方的面，與成為外部端子的焊球17連接的複數個焊盤16是以既定的間隔形成例如：格子狀。複數個連接銲墊15和複數個焊盤16，是以貫通絕緣基材12a的導電材電性連接。絕緣基材12a的兩面的各配線，除了連接銲墊15與焊盤16，皆利用抗焊膜等的絕緣膜12b覆蓋。而且，配線基板12，是利用切割線39分割成為半導體裝置1的區域。
在配線基板12之一方的面，以覆蓋連接銲墊 15及焊線凸塊18的方式，塗佈硬化前的接著構件19，例如：NCP(非導電性絕緣膠)。在已塗佈的接著構件19硬化之前，如第9b圖所示，以配線基板12之一方的面與晶片層積體11的第3半導體晶片10c之一方的面為相對向的方式，使晶片層積體11層積在配線基板12。此時，連接著：配線基板12的焊線凸塊18；和晶片層積體11的第3半導體晶片10c的表面凸塊電極22。像這樣，使晶片層積體11搭載在配線基板12之一方的面，使晶片層積體11的第1半導體晶片10a，配置在離配線基板12最遠的位置。
在配線基板12搭載晶片層積體11之後，配線基板12，為了以密封樹脂14覆蓋晶片層積體11，因此安裝在由圖未表示的移轉成型裝置的上模與下模製成的模具。在模具的上模形成將複數個半導體晶片10一併覆蓋的圖未表示的模槽，在該模槽內收容晶片層積體11。然後，將已加熱溶融的密封樹脂14注入到模槽內，在模槽內晶片層積體11被密封樹脂14覆蓋。密封樹脂14，使用例如：環氧樹脂等的熱硬化性樹脂。
接著，在將模槽內以密封樹脂14填充的狀態下，以既定的溫度(例如180℃左右)使密封樹脂14硬化。如此一來，如第9c圖所示，形成覆蓋搭載在配線基板12之一方的面的晶片層積體11的密封樹脂14。進而，以既定的溫度烘烤密封樹脂14，使密封樹脂14硬化。在本實施形態，密封樹脂14是在藉由底層填材13及 接著構件19填充各半導體晶片10彼此之間的間隙26之後形成，因此能抑制起因於存在在各半導體晶片10彼此之間的間隙26的空氣所產生的氣泡。
在密封樹脂14形成在配線基板12之一方的面之後，如第9d圖所示，於形成在配線基板12之另一方的面的焊盤16，連接著成為半導體裝置1之外部端子的導電性的金屬球，例如：焊球17。複數個焊球17，可以藉由具備形成與配線基板12的各焊盤16之位置一致的複數個吸附孔之圖未表示的植球工具吸附保持，且一併搭載在各焊盤16上。接著，將配線基板12全體進行回焊，各焊盤16與各焊球17就會連接。一旦焊球17連接到焊盤16，如第9e圖所示，配線基板12會沿著既定的切割線39而切斷分離，以形成複數個CoC型的半導體裝置1。
雖是針對本實施形態所用的晶片層積體11，為由記憶體晶片與介面晶片構成的情形做說明，但也可為適用邏輯晶片等之其他半導體晶片或矽中介層的構成。
如以上說明，構成晶片層積體11的半導體晶片10為具有錐狀的凹部23，藉此在半導體晶片10彼此的層積時，收容在凹部23的表面凸塊電極22，會沿著凹部23的傾斜於凹部23的中心滑動。因此，表面凸塊電極22變得很容易在凹部23的中心連接，半導體晶片10的面方向的半導體晶片10彼此的位置偏移變得難以發生。
而且，焊料層24設在凹部內，形成焊料層24覆蓋表面凸塊電極22的表面全體，表面凸塊電極22與凹 部23就會連接，因此半導體晶片10彼此的連接強度提升。
進而，與將自配線基板12之一方的面突出的表面凸塊電極22彼此連接的專利文獻1的構成相比，本實施形態的構成，為表面凸塊電極22收容在凹部23內的構成，因此可縮小半導體晶片10彼此的間隙26。藉此，半導體裝置1薄型化。
第10圖是表示第1實施形態的變形例的第2半導體晶片10b與第1半導體晶片10a連接之際的表面凸塊電極22的周圍的構成之放大剖面圖。
設在第2半導體晶片10b之另一方的面的凹部23，是構成可完全收容第1半導體晶片10a的表面凸塊電極22的大小。具體而言，凹部23的深度，是構成變得比自表面凸塊電極22的半導體晶片10起的突出高度還大。此種凹部23的構成，並不限於形成在第2半導體晶片10b之另一方的面的凹部23，也適用於形成在第3半導體晶片10c之另一方的面的凹部23。
如以上，凹部23，是構成可將所收容的表面凸塊電極22完全收容，層積成半導體晶片10彼此密著，因此半導體晶片10彼此之間的間隙26變無。藉此，半導體裝置1全體更薄型化，並且不必在半導體晶片彼此之間填充底層填材13，半導體裝置1的製造成本受到抑制。
(第2實施形態)
第11圖是表示本發明之第2實施形態的第2半導體晶片10b的表面凸塊電極22的周圍的構成之放大剖面圖。
本實施形態的第2半導體晶片10b，具有：由矽基板21之一方的面向著另一方的面貫通矽基板21的貫通孔43。該貫通孔43，具有：從矽基板21之另一方的面延伸至矽基板21的內部的第1開口部40；和設在矽基板21之一方的面與第1開口部40之間的第2開口部41。
設在矽基板21之另一方的面的第1開口部40，是形成開口面積由矽基板21之另一方的面側向著一方的面側以第1縮小率變小的錐狀。而且，第1開口部40，是在矽基板21之另一方的面，在矽基板21的中央區域形成成為平行於矽基板21的一邊及矽基板21之一方的面的表面凸塊電極22之列的列。在該第1開口部40，設有例如：由Sn/Ag焊料製成的導電性的焊料層24。
設在矽基板21之一方的面與第1開口部40之間的第2開口部41，是形成由矽基板21之另一方的面側向著一方的面側，開口面積以第2縮小率變小的錐狀。在該第2開口部41，收容著例如：由Cu製成的導電性的導體層25。此時，具有第2開口部41的第2縮小率，比具有第1開口部40的第1縮小率還小。
而且，其他的半導體裝置1的構成及製造方法，與第1實施形態相同，省略之。
在本實施形態中，也可得到與第1實施形態 同樣的效果。
以上，雖是針對本發明之半導體裝置的具體構成根據各實施形態做說明，但本發明並不限於前述的實施形態，在不脫離本發明之主旨的範圍，當然可對前述的實施形態做各種的變更。例如：在前述的各實施形態中，雖是針對在表面凸塊電極為成列配置在中央區域的半導體晶片做說明，但本發明也適用於表面凸塊電極為任意配置的半導體晶片。

Claims (5)

  1. 一種半導體晶片，其包括：半導體基板；設在前述半導體基板之一方的面的複數個凸塊電極；設在前述半導體基板之另一方的面的複數個凹部；和配置在前述凹部內的焊料層，其中前述凹部係被形成以具有開口面積，前述開口面積由前述半導體基板之前述另一方的面朝向著前述一方的面變小，其中前述焊料層係經配置以在前述焊料層具有流動性時接觸另一個半導體晶片的凸塊電極。
  2. 如申請專利範圍第1項所記載的半導體晶片，其包括：連通部，其係形成在前述半導體基板中並且是從前述凹部貫通到前述半導體基板之前述一方的面；和導體層，其係配置在前述連通部內，其中前述凸塊電極係隔著前述導體層而與前述焊料層電性連接。
  3. 如申請專利範圍第1項所記載的半導體晶片，其中，前述凹部係形成為錐狀。
  4. 如申請專利範圍第1項所記載的半導體晶片，其中，前述凸塊電極係以銅製成。
  5. 如申請專利範圍第4項所記載的半導體晶片，其中，以銅製成的前述凸塊電極係形成為圓柱形狀。
TW103109664A 2013-03-14 2014-03-14 半導體晶片及具有半導體晶片之半導體裝置 TWI621241B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2013051849 2013-03-14
JP2013-051849 2013-03-14

Publications (2)

Publication Number Publication Date
TW201507097A TW201507097A (zh) 2015-02-16
TWI621241B true TWI621241B (zh) 2018-04-11

Family

ID=51536829

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103109664A TWI621241B (zh) 2013-03-14 2014-03-14 半導體晶片及具有半導體晶片之半導體裝置

Country Status (5)

Country Link
US (3) US10115693B2 (zh)
KR (1) KR20150129799A (zh)
DE (1) DE112014001285T5 (zh)
TW (1) TWI621241B (zh)
WO (1) WO2014142178A1 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20190014993A (ko) * 2017-08-04 2019-02-13 에스케이하이닉스 주식회사 지시 패턴을 포함하는 반도체 패키지
JP6892360B2 (ja) * 2017-09-19 2021-06-23 キオクシア株式会社 半導体装置
KR20220040138A (ko) 2020-09-23 2022-03-30 삼성전자주식회사 반도체 칩의 접속 구조물 및 그의 제조 방법, 및 접속 구조물을 포함하는 반도체 패키지 및 그의 제조 방법

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110165731A1 (en) * 2007-05-18 2011-07-07 Texas Instruments Incorporated Method for Fabricating Array-Molded Package-on-Package
JP2011243724A (ja) * 2010-05-18 2011-12-01 Elpida Memory Inc 半導体装置およびその製造方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6107109A (en) * 1997-12-18 2000-08-22 Micron Technology, Inc. Method for fabricating a semiconductor interconnect with laser machined electrical paths through substrate
JP2000150701A (ja) * 1998-11-05 2000-05-30 Shinko Electric Ind Co Ltd 半導体装置並びにこれに用いる接続用基板及びその製造方法
JP2003318178A (ja) * 2002-04-24 2003-11-07 Seiko Epson Corp 半導体装置及びその製造方法、回路基板並びに電子機器
JP3972813B2 (ja) * 2002-12-24 2007-09-05 セイコーエプソン株式会社 半導体装置の製造方法
WO2004064159A1 (ja) * 2003-01-15 2004-07-29 Fujitsu Limited 半導体装置及び三次元実装半導体装置、並びに半導体装置の製造方法
US7598167B2 (en) * 2004-08-24 2009-10-06 Micron Technology, Inc. Method of forming vias in semiconductor substrates without damaging active regions thereof and resulting structures
JP4694305B2 (ja) 2005-08-16 2011-06-08 ルネサスエレクトロニクス株式会社 半導体ウエハの製造方法
KR20090047776A (ko) 2007-11-08 2009-05-13 삼성전자주식회사 반도체 소자 및 그 형성 방법
JP5212118B2 (ja) 2009-01-05 2013-06-19 日立金属株式会社 半導体装置およびその製造方法
KR20110000960A (ko) * 2009-06-29 2011-01-06 삼성전자주식회사 반도체 칩, 스택 모듈, 메모리 카드 및 그 제조 방법
KR101302564B1 (ko) * 2009-10-28 2013-09-02 한국전자통신연구원 비아 형성 방법 및 이를 이용하는 적층 칩 패키지의 제조 방법
JP2012119368A (ja) 2010-11-29 2012-06-21 Elpida Memory Inc 半導体装置の製造方法
JP5972537B2 (ja) * 2011-07-27 2016-08-17 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． 半導体装置及びその製造方法
JP2013115382A (ja) * 2011-11-30 2013-06-10 Elpida Memory Inc 半導体装置及びその製造方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110165731A1 (en) * 2007-05-18 2011-07-07 Texas Instruments Incorporated Method for Fabricating Array-Molded Package-on-Package
JP2011243724A (ja) * 2010-05-18 2011-12-01 Elpida Memory Inc 半導体装置およびその製造方法

Also Published As

Publication number Publication date
WO2014142178A1 (ja) 2014-09-18
US20200075494A1 (en) 2020-03-05
US20190051602A1 (en) 2019-02-14
TW201507097A (zh) 2015-02-16
US10475746B2 (en) 2019-11-12
KR20150129799A (ko) 2015-11-20
DE112014001285T5 (de) 2015-12-03
US10115693B2 (en) 2018-10-30
US10734322B2 (en) 2020-08-04
US20160027755A1 (en) 2016-01-28

Similar Documents

Publication Publication Date Title
KR100523495B1 (ko) 반도체 장치 및 그 제조 방법
JP6408986B2 (ja) Ｂｖａインタポーザ
JP5579402B2 (ja) 半導体装置及びその製造方法並びに電子装置
US9418968B2 (en) Semiconductor device including semiconductor chips mounted over both surfaces of substrate
US11195819B2 (en) Semiconductor device
CN108231716B (zh) 封装结构及其制造方法
US9029199B2 (en) Method for manufacturing semiconductor device
US20170186719A1 (en) Semiconductor device, method of manufacturing same, and electronic apparatus
JP2009278064A (ja) 半導体装置とその製造方法
US10734322B2 (en) Through-holes of a semiconductor chip
JP4489575B2 (ja) 半導体装置及びその製造方法
TWI619223B (zh) 堆疊的半導體封裝以及其之製造方法
TW201507098A (zh) 半導體裝置及其製造方法
JP2012221989A (ja) 半導体装置製造装置、及び半導体装置の製造方法
US11362057B2 (en) Chip package structure and manufacturing method thereof
TW201448071A (zh) 晶片堆疊、具有晶片堆疊之半導體裝置及晶片堆疊之製造方法
JP2014103244A (ja) 半導体装置および半導体チップ
KR100752665B1 (ko) 도전성 접착층을 이용한 반도체 소자 및 그 제조 방법
TWI423405B (zh) 具載板之封裝結構
JP2012227320A (ja) 半導体装置
JP2016048709A (ja) 半導体装置およびその製造方法
JP2014026997A (ja) 半導体装置
JP2012174900A (ja) 半導体装置の製造方法
JP2006108130A (ja) 半導体装置およびその製造方法
US20090189272A1 (en) Wafer Level Chip Scale Packages Including Redistribution Substrates and Methods of Fabricating the Same