TW527621B - Process for making a thin layer entailing the introduction of gaseous species - Google Patents
Process for making a thin layer entailing the introduction of gaseous species Download PDFInfo
- Publication number
- TW527621B TW527621B TW090130414A TW90130414A TW527621B TW 527621 B TW527621 B TW 527621B TW 090130414 A TW090130414 A TW 090130414A TW 90130414 A TW90130414 A TW 90130414A TW 527621 B TW527621 B TW 527621B
- Authority
- TW
- Taiwan
- Prior art keywords
- component
- scope
- layer
- patent application
- item
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 43
- 230000008569 process Effects 0.000 title abstract description 4
- 239000010410 layer Substances 0.000 claims description 68
- 239000007789 gas Substances 0.000 claims description 25
- 239000010408 film Substances 0.000 claims description 24
- 238000000926 separation method Methods 0.000 claims description 23
- 239000000463 material Substances 0.000 claims description 10
- 238000005468 ion implantation Methods 0.000 claims description 8
- 239000001257 hydrogen Substances 0.000 claims description 7
- 229910052739 hydrogen Inorganic materials 0.000 claims description 7
- 238000004519 manufacturing process Methods 0.000 claims description 7
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 5
- 238000000151 deposition Methods 0.000 claims description 5
- 238000003776 cleavage reaction Methods 0.000 claims description 4
- 239000007943 implant Substances 0.000 claims description 4
- 230000007017 scission Effects 0.000 claims description 4
- 230000035515 penetration Effects 0.000 claims description 3
- 239000002344 surface layer Substances 0.000 claims description 3
- 239000004973 liquid crystal related substance Substances 0.000 claims description 2
- 238000004943 liquid phase epitaxy Methods 0.000 claims description 2
- 239000000126 substance Substances 0.000 claims 4
- 230000001939 inductive effect Effects 0.000 claims 1
- 230000001902 propagating effect Effects 0.000 claims 1
- 239000000758 substrate Substances 0.000 description 12
- 239000010409 thin film Substances 0.000 description 10
- 238000002513 implantation Methods 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 7
- 150000002500 ions Chemical class 0.000 description 6
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 6
- 229910010271 silicon carbide Inorganic materials 0.000 description 6
- 239000003351 stiffener Substances 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- 239000012528 membrane Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- -1 hydrogen ions Chemical class 0.000 description 2
- 230000003993 interaction Effects 0.000 description 2
- 239000011343 solid material Substances 0.000 description 2
- 238000000137 annealing Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000003203 everyday effect Effects 0.000 description 1
- 238000013467 fragmentation Methods 0.000 description 1
- 238000006062 fragmentation reaction Methods 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 210000003127 knee Anatomy 0.000 description 1
- 239000007791 liquid phase Substances 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000012071 phase Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 239000004575 stone Substances 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
- 210000003813 thumb Anatomy 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Chemical Vapour Deposition (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Physical Vapour Deposition (AREA)
- Recrystallisation Techniques (AREA)
- Manufacture, Treatment Of Glass Fibers (AREA)
Description
五、發明説明(1 ) 技術範齊 本發明係有關一種伴隨氣體物種的導入製造薄層之 方法。該方法特別允許製造具有相對明顯厚度之層。該方 法特別可應用於半導體領域。 先前技藝現況 氣體物種導入固體材料可有力地藉離子植入達成。如 此參考文獻FR-A-2 681 472(對應美國專利第5 374 564號) 敘述-種製造半導體材料薄膜之方法。本文獻揭示將稀二 氣體及/或氫氣植入半導體材料製造基板於某些條件下可 能誘發形成微穴或如英語系國家所稱的「小板」至接近植 入離子平均穿透深度的深度。若基板藉植入面與加勁件作 緊在接觸,以及於足夠溫度施加加熱處理,則微穴或小板 間發生父互作用結果導致半導體基板分離成二部份:一方 面為黏著於加勁件上的半導體薄膜,他方面為半導體基板 其餘部份。分離係出現於存在有微穴或小板區域高度。加 产、、处里讓植入幵》成的小板或微穴間進行交互作用,誘發薄 膜與基板其餘部份分離。如此獲得薄膜由最初基板轉印至 加勁件而作為此薄膜的支持體。 於此區域高度形成脆變區以及於脆變區高度分離也 可用於製造半導體材料、導體或電介質以外的固體材料薄 膜’其可能為結晶或非結晶性(參考文獻FR_A_2 748 85〇)。 此種方法證實極為有利,特別可用於獲得s〇I基板。 離子的進入於某些用途造成干擾。但所得薄膜厚度係依據 植入提供的植入能決定。欲獲得相對厚膜(例如咒微米) 五、發明説明(2 ) 需要極為強力植人器’此種事實造成可取得的膜厚度有極 限。也有所得薄膜被意圖形成微穴的離子所穿透的額外缺點。 參考文獻FR-A-2 738 (對應美國專利第5 714 395 號)揭示-種方法,該方法有使用離子植入來形成脆變區, 脆變區利用隨後處理可獲得表層與最初基板其餘部份的分 雄。根據此參考文獻,進行料植人至切或等於最小預 設深?之深度’因此薄膜與最初基板其餘部份分離後獲得 剛性賴。剛性賴表4膜可自我支持,換言之,就機 械方面而言為獨立且可直接使用或操作。 發明揭示 為了克服此等缺點,本發明提議經由基板背面換古之 經由與所需薄膜或薄層之基板對側面,植入(或導入)氣體 步驟。為達此項目的基板必須於背面該側「對離子為透 如此本發明之目的為—種由_種結構製造薄層之方 法,該方法伴隨導人氣體物種俾形成跪變區,結果導^ 構體於此脆變區高度分離,該方法之特徵在於包括下列階 a) 衣&由弟-部件及第二部件形成的堆疊結構,該第 一部件係設計成輔助氣體物種的導人,該第二部件且有第 一游離面以及與第一部件一體成形的第二面, ^ b) 將氣體物種由第—部件導人結構内部,因而形成脆 變區,如此介^第二部件的第—面與脆變區間界限出薄層, c) 於跪變區高度由結構體的其餘料分離該薄層。 527621 五、發明説明( 較佳氣體物種導入係經由镇加丄 植入進行。 部件之游離面藉離子 〆氣體物種的導入可於第一部件、第二部件、或於第一 郤件與第二部件之界面形成脆變區。 —、 部件包括一種材料,該材料就氣體物種而 尚孔隙度或低停止功.率,或該材 ^ 透第-部件深度之厚度。L有對應於氣體物種穿 氣體物種的導入係藉離子植入進行,第_部件包括對 植入氣體物種為透明的支持體,換言之有開口可 物種的支持體,開口總面積相對於支持體總面積之比:嚷 形成脆變區高度可發生分離。支持體可為格拇,第一邱件 也包㈣膜沉積於格柵上且與第二部件—體成形。 第-部件可為最初鋪在支持體上的自我支持薄膜, 二部件係藉生長形成於第—部件上俾提供可操作的結構 第二部件生長係藉CVD沉積法或液相磊晶法達成。 較好第一部件包括表層作為第二部件於第一部件 ^長的種子層。第二部件的生長可藉CVD沉積法或液相 B曰法達成。氣體物種的導入#式,㈣變區於分離後於 一部件表面上留下一層作為於第二部件重新生長第二部件 的種子層。 ^可能於階段b)之前或於階段C)前,中間支持體固定於 第一部件上。於階段0後可免除中間支持體。 結構體可包括意圖有利分離之層,氣體物種係被導 此層内部。 體 ‘ n±L 讀 第 上 磊 第 t 入 本紙張尺度翻中家鱗(⑽)A4規格(2歐撕公爱) 527621 A7 ______B7 五、發明説明(4 ) 分離階段可藉施加熱能及/或機械能至脆變區進行。 分離階段可供給能量俾使用沿脆變區傳播的割裂緣 引發割裂作用。此項技術特別揭示於參考文獻w〇98/52 216 ° 氣體物種可選自氫氣及稀有氣體,此等物種可單獨或 組合導入。 圖式之簡單說明 由後文洋細說明(以非限制性實例說明)伴隨附圖將更 了解本發明,其他優點及特點將顯然自明,附圖中: 第1A至1D圖顯示本發明之第一具體實施例, 第2A至2D圖顯示本發明之第二具體實施例, 發明之具體實施例之詳細說明 第1A至⑴圖顯示本發明之具體實施例,其中結構體之 第一部件包括格柵。 第1A圖為本第-部件1G之透視及部份剖面圖。第一部 件10包括由桿形成的格柵u,桿之截面可為方形或矩形。 桿例如寬80微米,而其間隔由數百微米至數毫米。根據桿 之微度以及分開間隔微度決I格柵可作為加勁件,且允 許於植入區高度分離而未導致形成空泡。 當桿之間距過大及/或離子穿透深度不足以誘發分離 (出現氣泡)而製造自行支持薄膜時,於植入階段後,可沉 積-層,該層係於第-部件之游離面上料加勁件。 格栅11可經由蝕刻矽或碳化矽晶圓製造。 格柵11係作為由-或多層形成的薄膜12之支持體,例 本紙張尺度適用中國國家標準(CNS) A4規格(210^7^ (請先閲讀背面之:/i'意事項再填寫本頁) •訂· 527621 A7 五、發明説明( 如兩層13及14。若要求於製程結束時獲得單晶矽薄膜則層 13可為二氧化矽層厚丨微米,以及層14為矽層厚〕微米。薄 膜12可藉前述參考文獻FR_A-2 738 671揭示之方法獲得且 沉積於格栅11上。薄膜12可藉所諳技藝人士已知之分子黏 著劑技術而與格柵11一體成形。黏著劑也可用於黏合薄膜 12及格栅11同時讓黏著劑不會干擾離子植入。 然後層14用於形成結構體的第二部件。此顯示於第1B 圖、亥圖為及結構體之橫剖面圖。第二部件2〇為由層⑷乍 為種子層生長所得之單晶石夕層。生長例如係藉咖沉積技 術或液晶磊晶技術獲得。然後第二部件2〇達到數微米、甚 至數十微米例如5 0微米厚度。 訂 第ic圖亦為結構體之橫剖面圖,第1(:圖顯示經由格柵 u進行離子植入階段。離子植入包含植入氫離子,以箭則 象徵表示’劑量為Η)%平方厘米及能量為彻千電子伏 特。大部份離子到達碎層14而於其中形成跪變區Η。 f 亂體物種導入材料層而形成脆變區,也可藉其他方法 早獨使用《組合使用且如參考文獻fr_a_2 π 所述 行。 離 離 第1D圖亦為結構體的橫剖面圖’顯示分離階段。分 可藉熱退火及/或使關械力進行。然後於第二部件2〇游$ 面21與脆變區最初所在位置㈣得薄層2。然後初層14分 成為兩個亞層14,及14,,。厚⑽微米之薄層2回收供使用: 由格拇11、層13及亞層14,,(形成薄膜12,)堆疊組成的結構 體其餘部份可再度㈣新的[部件,亞層Η,,作為第二新 本紙張尺度適财國國家標準(⑽)A4規格公釐) i、發明説明(6 ) 部件形成時的種子層。 本具體貫施例中,脆變區係於屬於結構體第一部件之 層14形成,然後所得薄膜包括結構體第一部件及部份第二 部件(亞層14,)。於本發明之架構範圍内也可形成於二部件 界面的脆變區’該種情況下所得薄層將確切對應於結構體 第二部件。此種變化有下述優點:於界面形成的缺陷區有 助於分離。&種缺陷區含有有利於分離的晶體缺陷或微 穴。也可於結構體第二部件形成脆變區,該種情況下所得 薄層將對應部份第二部件。 該方法之一種變化法中,氣體物種的導入例如可 入能200千電子伏特進行。 ’ 此種情況下,於分離前,作為加勁件且允許分離之層 添加至第一部件之游離面上。此層係由例如3微米氧化矽組 成。 、 結構體之第二部件可由層堆疊組成。第二部件可暫時 或非暫時固定至中間支持體。 曰才 ^於結構體可提供特殊層,該層係於形成第二部件之前 製成,該特殊層意圖有利.於於脆變區高度分離。特殊層可 為於第一部件矽層上磊晶生長的SiGe層。第二部件於s\Ge 層上磊晶生長,植入係於被施加應力的SiGe層高度進行。 特殊層可為重度摻雜之碎層。此種材料允許利^低=能 及/或機械能預算即可獲得分離。 …此 第2A至2D圖顯示本發明之另一具體實施例,其中結構 體之第-部件係由自我支持薄膜組成。此等圖為橫 。 527621
第2A圖顯示自行支持薄膜31沉積於支持如而未黏著 於其上。自我支持薄膜31例如為經由前述參考文獻fr_a_2 頂W揭示之方法所得厚5微米之砍膜。此膜㈣成結構 體弟一部份。 第2B圖顯示已經形成於膜31上之層32。層^為厚仰 米之石夕’層32係於層31上蟲日日日生長。層32組成結構體之第 二部件。如此獲得可操作的結構體。 第2C圖顯#已經於支持3〇上翻轉而進行離子植入階 ί又的、、Ό構體。然後植入氫離子(以箭頭33作象徵性表示), 例如劑量為1017Η+/平方厘米以及能量為500千電子伏特。 本具體實_巾H件31與32間的界面形成脆變區。 為了形成此脆變區例如可使用氦氣及氫氣之共同植入。 、、、°構體再度於支持體下翻轉例如藉加熱處理或部份 加熱處理接著施加機械力而獲得部件31與32的分離。獲得 由第二部件32組成的薄層,如第2D圖所示。部件31再度用 於應用本發明之製程。 本务明可應用於獲得不同材料薄層。如此可獲得GaN 自灯支持層用於光電子或,微電子用途。此種情況下,自我 支持薄膜例如為SiC。於此薄膜上例如可於1050°c藉磊晶 製造GaN厚層。然後以1 〇16H+/平方厘米劑量以及能量為25〇 千電子伏特將氫氣植入SiC於SiC與GaN之界面附近。例如 利用於850 C加熱處理,於植入區高度獲得分離。由分離獲 侍配備有SiC薄層之自行支持GaN薄膜。其餘SiC薄膜仍然 可自我支持可循環利用。 527621 A7 B7 五、發明説明(8 ) 元件標號對照 1.. .箭頭 2.. .薄層 10.. .第一部件 11.. .格栅 12,12’…薄膜 13···層 14…·層 14’,14”…亞層 15.. .脆變區 20.. .第二部件 2 1...游離面 30.. .支持體 31…自我支持膜 32.. .層 33.. .箭頭 11 (請先閲讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家標準(CNS) A4規格(210X297公釐)
Claims (1)
- 527621、申請專利範圍 L —種由一種結構製造薄層(2,32)之方法,該方法伴隨導 入氣體物種俾形成脆變區,結果導致結構體於此脆變區 鬲度分離,該方法之特徵在於包括下列階段: a) 製造由第一部件(1〇,31)及第二部件(2〇,32)形成 的堆《結構,該第一部件係設計成辅助氣體物種的導 入,该第二部件具有第一游離面以及與第一部件一體成 形的第二面, b) 將氣體物種由第一部件(1〇,31)導入結構内部,因 而形成脆變區(15),如此介於第二部件的第一面與脆 區間界限出薄層, 幻於脆變區高度由結構體的其餘部份分離該薄 (2,32) 〇 2.如申請專利範圍第!項之方法,其特徵在於該氣體物 之導入係通過第一部件之游離面藉離子植入進行。 3·如申請專利範圍第w之方法,其特徵在於該氣體物 之導入於第一部件(10)形成脆變區(15)。 4·如申請專利範圍第旧之方法,其特徵在於該氣體物 之導入於第二部件形成脆變區。 5·如申請專利範圍第1項之方法,其特徵在於該氣體物 之導入於第一部件(31)與第二部件(32)間之界面形成變區。 6.如申請專利範圍第㈣之方法,其特徵在於該第一部件 包括就氣體物種而言為高度孔隙度或低度停止能力 材料,或,亥第-部件具有對應於氣體物種穿透入此第 變 種 種 種 脆 之 本紙張尺度適用中關家群(_ A4規格(2歌297公釐)12 527621 A8 B8 C8 D8 .在 第 部 、申請專利範圍 部件之深度之厚度。 7·如申請專利範圍第2項之方法,其特徵在於該第一部件 匕括對植入的氣體物種為透明的支持體,換言之一種支 、_/、有了植入氣體物種之開口,開口總面積相對於支 持體面積之比為可於形成的脆變區高度發生分離。 8. 如申請專利範圍第7項·之方法,其特徵在於該支持體為 才。栅(11),第一部件(10)也包括薄膜(12)沉積於格柵上 且與第二部件(20)一體成形。 9. 如申請專利範圍第丨項之方法’其特徵在於第—部件⑼ 為最初鋪在支持體(3〇)自我支持薄膜,該第二部件係藉 生長形成於第一部件上而提供一種可操作的結構。3 10. 如申請專利範圍第9項之方法,其特徵在於該第二部件 (32)之生長係藉CVD沉積法或液相层晶法達成。 如申請專利«第丨項之方法,其特徵在於㈣一部件 ⑽包括表層(14’14,,)作為於第—部件上生長第二部件 之種子層。 12·如申請專項之方法,其特徵在於該第二部件 之生長係精CVD沉積法或液相磊晶法達成。 13.如申請專利«第丨丨扣項中任—項之方法,盆 於該氣體物種之導人方式讓脆變區(15)於分離後^ 部件⑽表面上留下—層(14,,)作為可作為於第 件上生長新的第二部件之種子層。 卞r專利粑圍弟1項之方法,其特徵在於於階段b) 則或階段e)之前’中間切體固定於第—部件上 本紙張尺度:用A4規格⑵(請先閱讀背面之注意事項再填窝本頁) 、可I 13 52762115 士由 j· .〇曱請專利範圍第14項之方法,其特徵在於階段〇之 後,中間支持體被去除。 16 士 • ϋ申請專利範圍第1項之方法,其特徵在於該結構體包 括層意圖有利於分離之層,氣體物種係被導入此層内 部。 如申W專利範圍第丨項之方法,其特徵在於該分離階段 係藉供給熱能及/或機械能至脆變區進行。 8·如申凊專利範圍第丨項之方法,其特徵在於該分離階段 執行旎置供給而使用沿脆變區傳播之割裂緣而引發割 裂作用。 19.如申請專利範圍第丨項之方法,其特徵在於該氣體物種 係選自氫氣及稀有氣體,此等物種可單獨或組合導入。 本紙張尺度適用中國國家標準(CNS) Α4規格(210X297公釐) (請先閱讀背面之注意事項再填寫本頁)14
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0015980A FR2818010B1 (fr) | 2000-12-08 | 2000-12-08 | Procede de realisation d'une couche mince impliquant l'introduction d'especes gazeuses |
Publications (1)
Publication Number | Publication Date |
---|---|
TW527621B true TW527621B (en) | 2003-04-11 |
Family
ID=8857408
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW090130414A TW527621B (en) | 2000-12-08 | 2001-12-07 | Process for making a thin layer entailing the introduction of gaseous species |
Country Status (10)
Country | Link |
---|---|
US (1) | US6946365B2 (zh) |
EP (1) | EP1354346B1 (zh) |
JP (1) | JP4064816B2 (zh) |
KR (1) | KR100869327B1 (zh) |
AT (1) | ATE556432T1 (zh) |
AU (1) | AU2002217208A1 (zh) |
FR (1) | FR2818010B1 (zh) |
MY (1) | MY127171A (zh) |
TW (1) | TW527621B (zh) |
WO (1) | WO2002047156A1 (zh) |
Families Citing this family (91)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6410516B1 (en) * | 1986-01-09 | 2002-06-25 | President & Fellows Of Harvard College | Nuclear factors associated with transcriptional regulation |
FR2773261B1 (fr) | 1997-12-30 | 2000-01-28 | Commissariat Energie Atomique | Procede pour le transfert d'un film mince comportant une etape de creation d'inclusions |
FR2811807B1 (fr) * | 2000-07-12 | 2003-07-04 | Commissariat Energie Atomique | Procede de decoupage d'un bloc de materiau et de formation d'un film mince |
FR2823596B1 (fr) | 2001-04-13 | 2004-08-20 | Commissariat Energie Atomique | Substrat ou structure demontable et procede de realisation |
FR2830983B1 (fr) * | 2001-10-11 | 2004-05-14 | Commissariat Energie Atomique | Procede de fabrication de couches minces contenant des microcomposants |
US7176108B2 (en) | 2002-11-07 | 2007-02-13 | Soitec Silicon On Insulator | Method of detaching a thin film at moderate temperature after co-implantation |
FR2847075B1 (fr) * | 2002-11-07 | 2005-02-18 | Commissariat Energie Atomique | Procede de formation d'une zone fragile dans un substrat par co-implantation |
FR2848336B1 (fr) | 2002-12-09 | 2005-10-28 | Commissariat Energie Atomique | Procede de realisation d'une structure contrainte destinee a etre dissociee |
US7018909B2 (en) | 2003-02-28 | 2006-03-28 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Forming structures that include a relaxed or pseudo-relaxed layer on a substrate |
US7348260B2 (en) | 2003-02-28 | 2008-03-25 | S.O.I.Tec Silicon On Insulator Technologies | Method for forming a relaxed or pseudo-relaxed useful layer on a substrate |
FR2851848B1 (fr) * | 2003-02-28 | 2005-07-08 | Soitec Silicon On Insulator | Relaxation a haute temperature d'une couche mince apres transfert |
FR2856844B1 (fr) | 2003-06-24 | 2006-02-17 | Commissariat Energie Atomique | Circuit integre sur puce de hautes performances |
FR2857953B1 (fr) | 2003-07-21 | 2006-01-13 | Commissariat Energie Atomique | Structure empilee, et procede pour la fabriquer |
FR2861497B1 (fr) | 2003-10-28 | 2006-02-10 | Soitec Silicon On Insulator | Procede de transfert catastrophique d'une couche fine apres co-implantation |
US7772087B2 (en) * | 2003-12-19 | 2010-08-10 | Commissariat A L'energie Atomique | Method of catastrophic transfer of a thin film after co-implantation |
FR2886051B1 (fr) | 2005-05-20 | 2007-08-10 | Commissariat Energie Atomique | Procede de detachement d'un film mince |
FR2889887B1 (fr) | 2005-08-16 | 2007-11-09 | Commissariat Energie Atomique | Procede de report d'une couche mince sur un support |
FR2891281B1 (fr) | 2005-09-28 | 2007-12-28 | Commissariat Energie Atomique | Procede de fabrication d'un element en couches minces. |
JP5042506B2 (ja) * | 2006-02-16 | 2012-10-03 | 信越化学工業株式会社 | 半導体基板の製造方法 |
FR2899378B1 (fr) * | 2006-03-29 | 2008-06-27 | Commissariat Energie Atomique | Procede de detachement d'un film mince par fusion de precipites |
FR2910179B1 (fr) | 2006-12-19 | 2009-03-13 | Commissariat Energie Atomique | PROCEDE DE FABRICATION DE COUCHES MINCES DE GaN PAR IMPLANTATION ET RECYCLAGE D'UN SUBSTRAT DE DEPART |
WO2008123117A1 (en) * | 2007-03-26 | 2008-10-16 | Semiconductor Energy Laboratory Co., Ltd. | Soi substrate and method for manufacturing soi substrate |
WO2008123116A1 (en) * | 2007-03-26 | 2008-10-16 | Semiconductor Energy Laboratory Co., Ltd. | Soi substrate and method for manufacturing soi substrate |
CN101657882B (zh) | 2007-04-13 | 2012-05-30 | 株式会社半导体能源研究所 | 显示器件、用于制造显示器件的方法、以及soi衬底 |
US20100099640A1 (en) * | 2007-05-04 | 2010-04-22 | Joannes Geuns | Tissue degeneration protection |
FR2925221B1 (fr) | 2007-12-17 | 2010-02-19 | Commissariat Energie Atomique | Procede de transfert d'une couche mince |
WO2010024987A1 (en) | 2008-08-27 | 2010-03-04 | S.O.I.Tec Silicon On Insulator Technologies | Methods of fabricating semiconductor structures or devices using layers of semiconductor material having selected or controlled lattice parameters |
US8367520B2 (en) * | 2008-09-22 | 2013-02-05 | Soitec | Methods and structures for altering strain in III-nitride materials |
FR2936904B1 (fr) | 2008-10-03 | 2011-01-14 | Soitec Silicon On Insulator | Procedes et structures pour alterer la contrainte dans des materiaux nitrure iii. |
CN102239538A (zh) * | 2008-09-24 | 2011-11-09 | S.O.I.探测硅绝缘技术公司 | 形成经松弛半导体材料层、半导体结构、装置的方法及包含经松弛半导体材料层、半导体结构、装置的工程衬底 |
US8278193B2 (en) * | 2008-10-30 | 2012-10-02 | Soitec | Methods of forming layers of semiconductor material having reduced lattice strain, semiconductor structures, devices and engineered substrates including same |
US8637383B2 (en) | 2010-12-23 | 2014-01-28 | Soitec | Strain relaxation using metal materials and related structures |
US8679942B2 (en) | 2008-11-26 | 2014-03-25 | Soitec | Strain engineered composite semiconductor substrates and methods of forming same |
US8278167B2 (en) * | 2008-12-18 | 2012-10-02 | Micron Technology, Inc. | Method and structure for integrating capacitor-less memory cell with logic |
US20100187568A1 (en) * | 2009-01-28 | 2010-07-29 | S.O.I.Tec Silicon On Insulator Technologies, S.A. | Epitaxial methods and structures for forming semiconductor materials |
US7927975B2 (en) | 2009-02-04 | 2011-04-19 | Micron Technology, Inc. | Semiconductor material manufacture |
US8198172B2 (en) * | 2009-02-25 | 2012-06-12 | Micron Technology, Inc. | Methods of forming integrated circuits using donor and acceptor substrates |
US8178396B2 (en) * | 2009-03-11 | 2012-05-15 | Micron Technology, Inc. | Methods for forming three-dimensional memory devices, and related structures |
FR2947098A1 (fr) | 2009-06-18 | 2010-12-24 | Commissariat Energie Atomique | Procede de transfert d'une couche mince sur un substrat cible ayant un coefficient de dilatation thermique different de celui de la couche mince |
JP5529963B2 (ja) | 2009-07-20 | 2014-06-25 | ソイテック | 半導体構造体または半導体デバイスを形成する方法および光起電力構造体 |
US8461566B2 (en) | 2009-11-02 | 2013-06-11 | Micron Technology, Inc. | Methods, structures and devices for increasing memory density |
CN102741999B (zh) | 2009-11-18 | 2015-07-15 | Soitec公司 | 使用玻璃键合层制造半导体结构和器件的方法,和用所述方法形成的半导体结构和器件 |
US8288795B2 (en) | 2010-03-02 | 2012-10-16 | Micron Technology, Inc. | Thyristor based memory cells, devices and systems including the same and methods for forming the same |
US8507966B2 (en) | 2010-03-02 | 2013-08-13 | Micron Technology, Inc. | Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same |
US8513722B2 (en) | 2010-03-02 | 2013-08-20 | Micron Technology, Inc. | Floating body cell structures, devices including same, and methods for forming same |
US9608119B2 (en) | 2010-03-02 | 2017-03-28 | Micron Technology, Inc. | Semiconductor-metal-on-insulator structures, methods of forming such structures, and semiconductor devices including such structures |
US9646869B2 (en) | 2010-03-02 | 2017-05-09 | Micron Technology, Inc. | Semiconductor devices including a diode structure over a conductive strap and methods of forming such semiconductor devices |
KR101807777B1 (ko) | 2010-03-31 | 2017-12-11 | 소이텍 | 본딩된 반도체 구조들 및 이를 형성하는 방법 |
US8461017B2 (en) | 2010-07-19 | 2013-06-11 | Soitec | Methods of forming bonded semiconductor structures using a temporary carrier having a weakened ion implant region for subsequent separation along the weakened region |
TW201214627A (en) | 2010-09-10 | 2012-04-01 | Soitec Silicon On Insulator | Methods of forming through wafer interconnects in semiconductor structures using sacrificial material and semiconductor structures formes by such methods |
WO2012085219A1 (en) | 2010-12-23 | 2012-06-28 | Soitec | Strain relaxation using metal materials and related structures |
US9082948B2 (en) | 2011-02-03 | 2015-07-14 | Soitec | Methods of fabricating semiconductor structures using thermal spray processes, and semiconductor structures fabricated using such methods |
US9142412B2 (en) | 2011-02-03 | 2015-09-22 | Soitec | Semiconductor devices including substrate layers and overlying semiconductor layers having closely matching coefficients of thermal expansion, and related methods |
US8436363B2 (en) | 2011-02-03 | 2013-05-07 | Soitec | Metallic carrier for layer transfer and methods for forming the same |
US8598621B2 (en) | 2011-02-11 | 2013-12-03 | Micron Technology, Inc. | Memory cells, memory arrays, methods of forming memory cells, and methods of forming a shared doped semiconductor region of a vertically oriented thyristor and a vertically oriented access transistor |
US8952418B2 (en) | 2011-03-01 | 2015-02-10 | Micron Technology, Inc. | Gated bipolar junction transistors |
US8519431B2 (en) | 2011-03-08 | 2013-08-27 | Micron Technology, Inc. | Thyristors |
US20120248621A1 (en) * | 2011-03-31 | 2012-10-04 | S.O.I.Tec Silicon On Insulator Technologies | Methods of forming bonded semiconductor structures, and semiconductor structures formed by such methods |
TWI517226B (zh) | 2011-03-31 | 2016-01-11 | 索泰克公司 | 形成包含由一共同底材承載之兩個或以上已處理半導體構造之黏附半導體構造之方法及應用此等方法所形成之半導體構造 |
US8338294B2 (en) | 2011-03-31 | 2012-12-25 | Soitec | Methods of forming bonded semiconductor structures including two or more processed semiconductor structures carried by a common substrate, and semiconductor structures formed by such methods |
US8970045B2 (en) | 2011-03-31 | 2015-03-03 | Soitec | Methods for fabrication of semiconductor structures including interposers with conductive vias, and related structures and devices |
FR2978600B1 (fr) | 2011-07-25 | 2014-02-07 | Soitec Silicon On Insulator | Procede et dispositif de fabrication de couche de materiau semi-conducteur |
US8772848B2 (en) | 2011-07-26 | 2014-07-08 | Micron Technology, Inc. | Circuit structures, memory circuitry, and methods |
US8728863B2 (en) | 2011-08-09 | 2014-05-20 | Soitec | Methods of forming bonded semiconductor structures including interconnect layers having one or more of electrical, optical, and fluidic interconnects therein, and bonded semiconductor structures formed using such methods |
US8617925B2 (en) | 2011-08-09 | 2013-12-31 | Soitec | Methods of forming bonded semiconductor structures in 3D integration processes using recoverable substrates, and bonded semiconductor structures formed by such methods |
TWI500123B (zh) | 2011-08-09 | 2015-09-11 | Soitec Silicon On Insulator | 包含內有一個或多個電性、光學及流體互連之互連層之黏附半導體構造之形成方法及應用此等方法形成之黏附半導體構造 |
US8842945B2 (en) | 2011-08-09 | 2014-09-23 | Soitec | Methods of forming three dimensionally integrated semiconductor systems including photoactive devices and semiconductor-on-insulator substrates |
TWI573198B (zh) | 2011-09-27 | 2017-03-01 | 索泰克公司 | 在三度空間集積製程中轉移材料層之方法及其相關結構與元件 |
US8841742B2 (en) | 2011-09-27 | 2014-09-23 | Soitec | Low temperature layer transfer process using donor structure with material in recesses in transfer layer, semiconductor structures fabricated using such methods |
US8673733B2 (en) | 2011-09-27 | 2014-03-18 | Soitec | Methods of transferring layers of material in 3D integration processes and related structures and devices |
WO2013093590A1 (en) | 2011-12-23 | 2013-06-27 | Soitec | Methods of fabricating semiconductor structures using thermal spray processes, and semiconductor structures fabricated using such methods |
US9136134B2 (en) | 2012-02-22 | 2015-09-15 | Soitec | Methods of providing thin layers of crystalline semiconductor material, and related structures and devices |
JP6193271B2 (ja) | 2012-02-22 | 2017-09-06 | ソイテック | 結晶半導体材料の薄層を設ける方法、ならびに関連する構造体およびデバイス |
US8916483B2 (en) | 2012-03-09 | 2014-12-23 | Soitec | Methods of forming semiconductor structures including III-V semiconductor material using substrates comprising molybdenum |
WO2013132332A1 (en) | 2012-03-09 | 2013-09-12 | Soitec | Methods for forming semiconductor structures including iii-v semiconductor material using substrates comprising molybdenum, and structures formed by such methods |
US8980688B2 (en) | 2012-06-28 | 2015-03-17 | Soitec | Semiconductor structures including fluidic microchannels for cooling and related methods |
WO2014020387A1 (en) | 2012-07-31 | 2014-02-06 | Soitec | Methods of forming semiconductor structures including mems devices and integrated circuits on opposing sides of substrates, and related structures and devices |
WO2014020388A1 (en) | 2012-07-31 | 2014-02-06 | Soitec | Methods of forming semiconductor structures including mems devices and integrated circuits on common sides of substrates, and related structures and devices |
WO2014020389A1 (en) | 2012-07-31 | 2014-02-06 | Soitec | Methods of forming semiconductor structures including a conductive interconnection, and related structures |
CN104508815B (zh) | 2012-07-31 | 2018-02-13 | 索泰克公司 | 使用激光剥离过程制造半导体结构的方法和相关的半导体结构 |
WO2014030040A1 (en) | 2012-08-24 | 2014-02-27 | Soitec | Methods of forming semiconductor structures and devices including graphene, and related structures and devices |
TWI588955B (zh) | 2012-09-24 | 2017-06-21 | 索泰克公司 | 使用多重底材形成iii-v族半導體結構之方法及應用此等方法所製作之半導體元件 |
TWI602315B (zh) | 2013-03-08 | 2017-10-11 | 索泰克公司 | 具有經組構成效能更佳之低帶隙主動層之感光元件及相關方法 |
TWI593135B (zh) | 2013-03-15 | 2017-07-21 | 索泰克公司 | 具有含氮化銦鎵之主動區域之半導體結構,形成此等半導體結構之方法,以及應用此等半導體結構形成之發光元件 |
US9343626B2 (en) | 2013-03-15 | 2016-05-17 | Soitec | Semiconductor structures having active regions comprising InGaN, methods of forming such semiconductor structures, and light emitting devices formed from such semiconductor structures |
FR3003397B1 (fr) | 2013-03-15 | 2016-07-22 | Soitec Silicon On Insulator | Structures semi-conductrices dotées de régions actives comprenant de l'INGAN |
JP6400693B2 (ja) | 2013-06-27 | 2018-10-03 | ソイテックSoitec | 犠牲材料で充填されたキャビティを含む半導体構造を作製する方法 |
US9209301B1 (en) | 2014-09-18 | 2015-12-08 | Soitec | Method for fabricating semiconductor layers including transistor channels having different strain states, and related semiconductor layers |
US9165945B1 (en) | 2014-09-18 | 2015-10-20 | Soitec | Method for fabricating semiconductor structures including transistor channels having different strain states, and related semiconductor structures |
US9219150B1 (en) | 2014-09-18 | 2015-12-22 | Soitec | Method for fabricating semiconductor structures including fin structures with different strain states, and related semiconductor structures |
FR3121281B1 (fr) * | 2021-03-23 | 2023-11-24 | Soitec Silicon On Insulator | Procede de fabrication d’une structure composite comprenant une couche mince en semi-conducteur monocristallin sur un substrat support |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3341396A (en) | 1967-01-05 | 1967-09-12 | Gen Mills Inc | Marbleizing process and article |
DE2539104C3 (de) | 1975-09-03 | 1986-07-10 | Basf Ag, 6700 Ludwigshafen | Lösungsmittelarme Einbrennlacke |
JPS55126583A (en) | 1979-03-19 | 1980-09-30 | Okamura Mfg Co Ltd | Imitation marble and its manufacture |
US4578418A (en) | 1981-10-26 | 1986-03-25 | E. I. Du Pont De Nemours And Company | Two-package urethane maintenance primer |
US4609690A (en) | 1983-09-29 | 1986-09-02 | Ashland Oil, Inc. | Aqueous hydroxyl-acrylic latex and water dispersible multi-isocyanate adhesive composition |
US4877656A (en) | 1986-11-06 | 1989-10-31 | Academy Of Applied Science, Inc. | Method of fabricating simulated stone surfaces and improved simulated stone product |
DE3932171A1 (de) | 1989-09-27 | 1991-04-04 | Henkel Kgaa | Universalklebespachtel |
FR2681472B1 (fr) * | 1991-09-18 | 1993-10-29 | Commissariat Energie Atomique | Procede de fabrication de films minces de materiau semiconducteur. |
JPH05331412A (ja) | 1992-06-03 | 1993-12-14 | Sumitomo Metal Ind Ltd | 塗料組成物 |
DE4338265C1 (de) | 1993-11-10 | 1994-12-08 | Herberts Gmbh | Verfahren zur Beschichtung im Coil Coating Verfahren unter Verwendung von Überzugsmitteln auf der Basis organischer Lösemittel |
FR2715501B1 (fr) * | 1994-01-26 | 1996-04-05 | Commissariat Energie Atomique | Procédé de dépôt de lames semiconductrices sur un support. |
US5472649A (en) | 1994-04-13 | 1995-12-05 | Eastman Chemical Company | Method for preparing powder coating compositions having improved particle properties |
BE1008721A3 (nl) | 1994-09-21 | 1996-07-02 | Dsm Nv | Bindmiddelsamenstelling voor poederverfformuleringen. |
DE4433854B4 (de) | 1994-09-22 | 2005-06-02 | Basf Coatings Ag | Schnelltrocknendes Überzugsmittel |
JPH08295548A (ja) | 1995-04-25 | 1996-11-12 | Okura Ind Co Ltd | 深み感の有る大理石調の成形板 |
FR2738671B1 (fr) * | 1995-09-13 | 1997-10-10 | Commissariat Energie Atomique | Procede de fabrication de films minces a materiau semiconducteur |
CN1132223C (zh) * | 1995-10-06 | 2003-12-24 | 佳能株式会社 | 半导体衬底及其制造方法 |
JP3898256B2 (ja) | 1996-08-28 | 2007-03-28 | 大日本印刷株式会社 | 化粧シート |
JP3497334B2 (ja) | 1996-10-31 | 2004-02-16 | 三菱樹脂株式会社 | 繊維強化樹脂製単位板 |
JP3257624B2 (ja) * | 1996-11-15 | 2002-02-18 | キヤノン株式会社 | 半導体部材の製造方法 |
KR100364064B1 (ko) | 1996-11-22 | 2005-04-06 | 에스케이 카켄 가부시끼가이샤 | 비오염도료조성물 |
FR2758907B1 (fr) * | 1997-01-27 | 1999-05-07 | Commissariat Energie Atomique | Procede d'obtention d'un film mince, notamment semiconducteur, comportant une zone protegee des ions, et impliquant une etape d'implantation ionique |
JPH11186186A (ja) * | 1997-12-18 | 1999-07-09 | Denso Corp | 半導体基板の製造方法 |
US6191007B1 (en) * | 1997-04-28 | 2001-02-20 | Denso Corporation | Method for manufacturing a semiconductor substrate |
JPH10308520A (ja) * | 1997-05-06 | 1998-11-17 | Nippon Telegr & Teleph Corp <Ntt> | 半導体薄膜の製造方法およびその半導体薄膜を用いた太陽電池 |
JP3707200B2 (ja) * | 1997-05-09 | 2005-10-19 | 株式会社デンソー | 半導体基板の製造方法 |
CN1146973C (zh) | 1997-05-12 | 2004-04-21 | 硅源公司 | 受控切分处理 |
JPH118842A (ja) * | 1997-06-18 | 1999-01-12 | Nippon Telegr & Teleph Corp <Ntt> | 画像スクランブル装置および画像スクランブル解除装置 |
JP4214567B2 (ja) * | 1997-08-05 | 2009-01-28 | 株式会社デンソー | 圧力センサ用半導体基板の製造方法 |
FR2773261B1 (fr) * | 1997-12-30 | 2000-01-28 | Commissariat Energie Atomique | Procede pour le transfert d'un film mince comportant une etape de creation d'inclusions |
JP2000077287A (ja) * | 1998-08-26 | 2000-03-14 | Nissin Electric Co Ltd | 結晶薄膜基板の製造方法 |
-
2000
- 2000-12-08 FR FR0015980A patent/FR2818010B1/fr not_active Expired - Fee Related
-
2001
- 2001-12-04 MY MYPI20015528A patent/MY127171A/en unknown
- 2001-12-07 WO PCT/FR2001/003873 patent/WO2002047156A1/fr active Application Filing
- 2001-12-07 US US10/432,362 patent/US6946365B2/en not_active Expired - Lifetime
- 2001-12-07 JP JP2002548776A patent/JP4064816B2/ja not_active Expired - Fee Related
- 2001-12-07 AU AU2002217208A patent/AU2002217208A1/en not_active Abandoned
- 2001-12-07 AT AT01999973T patent/ATE556432T1/de active
- 2001-12-07 EP EP01999973A patent/EP1354346B1/fr not_active Expired - Lifetime
- 2001-12-07 TW TW090130414A patent/TW527621B/zh not_active IP Right Cessation
- 2001-12-07 KR KR1020037007447A patent/KR100869327B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
EP1354346B1 (fr) | 2012-05-02 |
JP2004515920A (ja) | 2004-05-27 |
ATE556432T1 (de) | 2012-05-15 |
MY127171A (en) | 2006-11-30 |
WO2002047156A1 (fr) | 2002-06-13 |
EP1354346A1 (fr) | 2003-10-22 |
US20040092087A1 (en) | 2004-05-13 |
KR100869327B1 (ko) | 2008-11-18 |
JP4064816B2 (ja) | 2008-03-19 |
AU2002217208A1 (en) | 2002-06-18 |
FR2818010B1 (fr) | 2003-09-05 |
KR20030061833A (ko) | 2003-07-22 |
FR2818010A1 (fr) | 2002-06-14 |
US6946365B2 (en) | 2005-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW527621B (en) | Process for making a thin layer entailing the introduction of gaseous species | |
US7911016B2 (en) | Method and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving process | |
US7202124B2 (en) | Strained gettering layers for semiconductor processes | |
JP3048201B2 (ja) | 半導体材料薄膜の製造方法 | |
US5877070A (en) | Method for the transfer of thin layers of monocrystalline material to a desirable substrate | |
TW536728B (en) | Method for making a substrate in particular for optics, electronics or optoelectronics and resulting substrate | |
US7378330B2 (en) | Cleaving process to fabricate multilayered substrates using low implantation doses | |
US6500732B1 (en) | Cleaving process to fabricate multilayered substrates using low implantation doses | |
US7235812B2 (en) | Method of creating defect free high Ge content (>25%) SiGe-on-insulator (SGOI) substrates using wafer bonding techniques | |
US6455399B2 (en) | Smoothing method for cleaved films made using thermal treatment | |
CN100378918C (zh) | 应变半导体覆绝缘层型基底及其制造方法 | |
TW200306620A (en) | Optimized method of transfer of a thin layer of silicon carbide to a receiving substrate | |
WO2017045598A1 (zh) | 一种将半导体衬底主体与其上功能层进行分离的方法 | |
US7736996B2 (en) | Method for damage avoidance in transferring an ultra-thin layer of crystalline material with high crystalline quality | |
Tauzin et al. | Transfers of 2-inch GaN films onto sapphire substrates using Smart Cut (TM) technology | |
US8652952B2 (en) | Semiconductor structure made using improved multiple ion implantation process | |
TWI485750B (zh) | 具薄膜之基板結構製造方法及其基板結構 | |
TW201145360A (en) | Semiconductor structure made using improved ion implantation process | |
TW202323603A (zh) | 用於製作多晶碳化矽支撐底材之方法 | |
US8008175B1 (en) | Semiconductor structure made using improved simultaneous multiple ion implantation process | |
KR20040070018A (ko) | 절연체 상의 변형 결정층 제조방법, 그 방법을 위한반도체 구조 및 그 방법으로 제조된 반도체 구조 | |
TW200409247A (en) | Method of fabricating substrates, in particular for optics, electronics or optoelectronics | |
T-H Lee | Nanoscale layer transfer by hydrogen ion-cut processing: A brief review through recent US patents | |
CN103858232A (zh) | 包含结晶性材料的单元的加工方法和形成绝缘体上半导体构造的方法 | |
TW201546953A (zh) | 製備功率電子裝置的方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MK4A | Expiration of patent term of an invention patent |