TW300340B - - Google Patents
Download PDFInfo
- Publication number
- TW300340B TW300340B TW085103299A TW85103299A TW300340B TW 300340 B TW300340 B TW 300340B TW 085103299 A TW085103299 A TW 085103299A TW 85103299 A TW85103299 A TW 85103299A TW 300340 B TW300340 B TW 300340B
- Authority
- TW
- Taiwan
- Prior art keywords
- polycrystalline silicon
- forming
- floating gate
- floating
- gate
- Prior art date
Links
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 31
- 239000000758 substrate Substances 0.000 claims description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 9
- 229910052710 silicon Inorganic materials 0.000 claims description 9
- 239000010703 silicon Substances 0.000 claims description 9
- 238000000034 method Methods 0.000 claims description 7
- 238000004519 manufacturing process Methods 0.000 claims description 5
- 238000005530 etching Methods 0.000 claims description 4
- 238000005468 ion implantation Methods 0.000 claims description 3
- 230000008569 process Effects 0.000 claims description 3
- 239000004576 sand Substances 0.000 claims description 2
- 230000008859 change Effects 0.000 description 3
- 230000001276 controlling effect Effects 0.000 description 2
- 210000004709 eyebrow Anatomy 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 238000009751 slip forming Methods 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000002079 cooperative effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
- G11C16/0475—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS] comprising two or more independent storage sites which store independent data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0441—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates
- G11C16/0458—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates comprising two or more independent floating gates which store independent data
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/32055—Deposition of semiconductive layers, e.g. poly - or amorphous silicon layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7887—Programmable transistors with more than two possible different levels of programmation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/561—Multilevel memory cell aspects
- G11C2211/5612—Multilevel memory cell with more than one floating gate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Manufacturing & Machinery (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Description
經濟部中央標準局員工消費合作社印製 A7 --__ 五、發明説明(I ) 發明領域: 本發明係關於一種快閃EEPORM (電子拭除式可程式唯讀記憶 体)細胞元及其製法,特別在通道區上形成兩個浮動閘極,可以個 別或同時進行程式化或拭除,加上不同的偏壓後,將可改變有效的 通道長度,由此獲得三種不同的輸出水平。 發明背景: EEPROM半導体元件具有電子程式化和拭除的功能,確有獨特 的優點,在市場中廣受歡迎。但是EEPROM元件毎單位位元的造價 越來越高,要想降低造價就必須提高細胞元的集積度。此外* EEPROM細胞元與DRAM細胞元相較之下結構相當複雜,所以在集 積EEPROM細胞元時有很多的困難。 發明的簡要說明: 因此,本發明的主要目的是提出一種EEPROM細胞元及其製 法,藉由個別或同時對兩浮動閘極進行程式化或拭除,再加上不同 的偏壓,改變有效的通道長度,以獲得三種不同的輸出水平,來解 決以上的問題。 爲達成以上的目的,本發明提出一種EEPROM細胞元係包含: 第一和第二浮動閘極,藉下方的隨道氧化膜與矽基板電性隔離,而 且彼此平行接鄰;第一浮動閘極和第二浮動閘極之間的絕緣膜空間 子;第一浮動閘極和第二浮動閘極上方的控制閘極,與第一和第二 浮動閘極電性隔離;位在矽基板上的源極和汲極區,與兩個浮動閘 極的兩端部份重叠。 本發明也提出一種EEPROM細胞元的製作方法,其步驟係包 含:在一面砂基板上形成第一隧道氧化膜;形成第一複晶矽圖案, 定義出第一浮動閘極的寬度和一個側邊;在第一複晶矽圖案的一個 I n 裝 n n n I n ^ (請先閱讀背面之注意事項再填寫本頁) ^紙張尺度適用中國國家標準(CNS ) A4規格(210Χ297公釐) 經濟部中央標準局貝工消費合作社印製 A7 B7 五、發明説明(2 ) 側壁上形成絕緣膜空間子;在平行於第一複晶矽圖案的位置上,形 成第二複晶矽圖案,定義出第二浮動閘極的寬度和一個側邊;連續 形成一眉絕緣膜和第三複晶矽膜;利用控制閘極的光罩蝕刻第三複 晶矽膜,形成控制閘極,並連緝蝕出第一和第二複晶矽圖案的另一 側邊;利用離子植入製程,在矽基板上形成源極和汲極區。 附圖的簡要說明: 爲使貴審査委員更完全地瞭解本發明的內容和目的,底下將 參照附圖詳細說明,所附附圖分別是: 圖1A至圖1D的橫剖面圖說明了根據本發明製作的快閃 EEPROM細胞元。 圖2是圖1B的平面上視圖;以及 圖3A至圖3C的橫剖面圖說明了本發明之快閃EEPROM細胞元 的操作原理。 在這些附圖中,相同的編號均代表相同的部位。 發明的詳細說明: 圖1A至圖1D的元件橫剖面圖說明了本發明製作快閃EEPROM 細胞元的方法。 圖1A中,矽基板(1)上連續形成了第一隧道氧化眉(2)和第一複 晶矽膜。隨即制定第一複晶矽的圖案,定義出第一浮動閘的寬度和 一個側邊,而形成了第一複晶矽圖案(3)。第一複晶矽圖案(3)蝕刻 過的側壁上形成一個絕緣膜空間子(4)。第一複晶矽圖案(3)應形成 在圖2中的主動區(A)內。 圖1B中,在已形成絕緣膜空間子(4)的結構上,連續形成第二 隧道氧化屑(5)和第二複晶矽,然後制定第二複晶矽的圖案,定義 出第二浮動閘極的寬度和一個側邊,而形成第二複晶矽圖案(6)。 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) (請先閱讀背面之注意事項再填寫本頁) -裝· 訂 線_ 經濟部中央標準局員工消費合作社印製 A7 _B7 五、發明説明(3 ) 圖1B同時也是圖2結構沿X-X’線剖開後的橫剖面圖。由圈2可 知,第二複晶矽圖案⑹是形成在主動區(A)上已形成第一複晶矽圖 案(3)除外的區域,而且第二複晶矽圖案(6)所定義出的側邊與第一 複晶矽圖案所定義的側邊互相重疊。第一和第二複晶矽圖案(3和 6 )都延伸至場區TO上,完全覆蓋住主動區(A)。 圖1C中,連續沈積了一層絕緣膜(7)和第三複晶矽膜。 圖1D中,使用一道形成控制閘極的光罩(未盡出),蝕刻第 三複晶矽膜(8),形成了控制閘極(8A)。同時也利用這一道控制閘極 的光罩,以自動對準蝕刻法連緬蝕刻絕緣膜(7)、第二複晶矽圖案 (6)、第二隧道氧化層(5)、第一複晶矽圖案(3)和第一隧道氧化眉 (2)。然後利用離子植入製程,在矽基板(1)內形成源極和汲極(1〇 和9)。如以上的說明,利用控制閘極的光罩進行自動對準蝕刻的 結果,第一和第二複晶矽圖案(3和6)的另一側邊也定義出來, 成爲主動區(A)內彼此平行接鄰的第一和第二浮動閘極(3A和 6A)。 本發明具有以下的優點。因爲金氧半(MOS)電晶体的飽和電流 會隨著它的通道長度而改變,當有效通道長度改變時,飽和電流也 會隨著改變,因此不同的飽和電流水平就可用作不同的邏輯水平。 本發明可以具有三種不同的輸出水平。例如,如果傳統的設計中需 要三(3)個細胞元來產生八(8)種不同的輸出,本發明只需二(2)個細 胞元就可產生九(9)種不同的輸出,因此大大地提高了元件的集積 度0 現在請參考圖3A至圖3C,說明以上製作完成的快閃EEPROM 細胞元如何使用這個技術原則來操作。 對細胞元程式化,也就是要將電荷儲存在浮動閘極時,要對源 裝 訂 線 (請先閲讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家標準(CNS ) A4规格(210X297公釐) 經濟部中央標準局員工消費合作社印裝 A7 B7 五、發明説明(Lf ) 極(10)和汲極⑼施以接地的電位,並在控制閘極(8A)加上約+12伏 的高壓。然後就能同時進行第一和第二浮動閘極(3A和6A)的程 式化。在拭除操作中,如圖3C的說明,當源極(10)和汲極(9)設定爲 5伏,而控制閘極(8A)設定爲-12伏時,儲存在第一和第二浮動閘 (3A和6A)中的電荷會因穿隧效應被汲引出來。如果要以相同的 方式對第一或第二浮動閘極(3A和6A)其中之一個浮動閘極進行 程式化,可在第一和第二浮動閘極(3A和6A)以圖3A的方式進行 程式化之後,將源極(10)、汲極(9)和控制閘極(8A)的電壓分別設定 爲0伏、5伏和-12伏,使得第一浮動閘極(3A)照圖3B說明的原理 被拭除。相反地,也可以拭除第二浮動閘極(6A)。 讀取程式化資料的狀況可分爲下列三種,(1)兩個浮動閘極都已 程式化,(2)—個浮動閘極已程式化,而另一個浮動閘極已拭除,(3) 兩個浮動閘極都已拭除。 以上三種狀況中,將仔細說明第二種狀況的讀取操作(舉例來 說,我們假設已拭除的是第一浮動閘極(3A))。 如果對控制閘極(8A)施以電應Vtp (第一種狀況的臨界電壓), 第一浮動閘極(3A)下方的通道會充分逆轉,形成一個虛擬的汲極。 在這種狀況下,虛擬的汲極會使得通道長度縮減一個第一浮動閘極 的長度,使得飽和電流大於第一種狀況下的飽和電流。因此使用本 發明的這個原則,可以得到一種利用上述三種狀況得到三種不同輸 出的快閃EEPROM細胞元。 由以上說明可知,使用本發明時,藉由改變通道的長度可以到 不同的飽和電流水平,產生三種不同的輸出水平,在不增加造價的 情形下,對提高元件集積度極具效益。 以上雖透過詳細的較佳實施例來說明,但只爲要說明本發明的 . 广 : f. I 裝 訂 線 (請先閱讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家橾準(CNS ) A4規格(210X297公釐) A7 私㈣Ο_^_ 五、發明説明(/) 原則,當烈瞭解本發明並不侷限於所揭露和所說明的較佳實施例。 因此,在本發明的範園和精神之下所有細節上的修改,都應視爲本 發明進一步的實施例。 . < f ---------1------、訂------.^- (請先閲讀背面之注意事項再填寫本頁) 經濟部中央標準局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐)
Claims (1)
- 經濟部中央標準局員工消費合作社印裝 A8 B8 C8 D8 六、申請專利範圍 1. 一種快閃EEPROM細胞元,係包含: 第一和第二浮動閘極,藉下方一屑隧道氧化膜與一面矽基板 電性隔離,而且彼此平行接鄰; 絕緣膜空間子,位在該第一和第二浮動閘極之間; 控制閘極,位在該第一和第二浮動閘極的上方,而且與該第 一和第二浮動閘極電性隔離;以及 源極和汲極區,位在該矽基板上,與該兩個浮動閘極的兩端 部份重叠。 2. 根據申請專利範圍第1項之EEPROM細胞元,其中該第二浮動閘 極的一個側邊與該第一浮動閘極的一個側邊彼此重叠。 3. —種製造EEPROM細胞元的方法,其步驟係包含: 在一面砂基板上形成第一隧道氧化膜; 形成第一複晶矽圖案,定義出第一浮動閘極的宽度和一個側 邊; 在該第一複晶矽圖案的一個側壁上形成絕緣膜空間子; 在已形成該絕緣膜空間子的結構上形成第二隧道氧化膜; 在平行於該第一複晶矽圖案的位置上,形成第二複晶矽圖 案,定義出第二浮動閘極的寬度和一個側邊; 連續形成絕緣膜和第三複晶矽膜; 利用控制閘極的光罩蝕刻該第三複晶矽膜,形成控制閘極, 並同時蝕出該第一和第二複晶矽圖案的另一側邊;以及 利用離子植入製程,在該矽基板上形成源極和汲極區。 4. 根據申請專利範圍第3項之方法,其中該第二浮動閘極的一個側 邊與該第一浮動閘極的一個側邊彼此重叠。 I— I I I I I I 裝— I I I I 訂— 線 (請先閱讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家揉準(CNS ) A4規格(210X297公釐)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950006086A KR0142604B1 (ko) | 1995-03-22 | 1995-03-22 | 플래쉬 이이피롬 셀 및 그 제조방법 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW300340B true TW300340B (zh) | 1997-03-11 |
Family
ID=19410344
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW085103299A TW300340B (zh) | 1995-03-22 | 1996-03-19 |
Country Status (6)
Country | Link |
---|---|
US (1) | US5674768A (zh) |
KR (1) | KR0142604B1 (zh) |
CN (1) | CN1050699C (zh) |
DE (1) | DE19611438B4 (zh) |
GB (1) | GB2299449B (zh) |
TW (1) | TW300340B (zh) |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0870054A (ja) * | 1994-08-30 | 1996-03-12 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
KR100187656B1 (ko) * | 1995-05-16 | 1999-06-01 | 김주용 | 플래쉬 이이피롬 셀의 제조방법 및 그 프로그램 방법 |
JP2910647B2 (ja) * | 1995-12-18 | 1999-06-23 | 日本電気株式会社 | 不揮発性半導体記憶装置の製造方法 |
DE19614011C2 (de) * | 1996-04-09 | 2002-06-13 | Infineon Technologies Ag | Halbleiterbauelement, bei dem die Tunnelgateelektrode und die Kanalgateelektrode an der Grenzfläche zum Tunneldielektrikum bzw. Gatedielektrikum durch eine Isolationsstruktur unterbrochen sind |
JP2870478B2 (ja) * | 1996-04-25 | 1999-03-17 | 日本電気株式会社 | 不揮発性半導体記憶装置及びその動作方法 |
US5658814A (en) * | 1996-07-09 | 1997-08-19 | Micron Technology, Inc. | Method of forming a line of high density floating gate transistors |
US5714412A (en) * | 1996-12-02 | 1998-02-03 | Taiwan Semiconductor Manufacturing Company, Ltd | Multi-level, split-gate, flash memory cell and method of manufacture thereof |
US5963806A (en) * | 1996-12-09 | 1999-10-05 | Mosel Vitelic, Inc. | Method of forming memory cell with built-in erasure feature |
US5963824A (en) * | 1997-07-09 | 1999-10-05 | Advanced Micro Devices, Inc. | Method of making a semiconductor device with adjustable threshold voltage |
KR100451491B1 (ko) * | 1997-12-08 | 2005-04-06 | 주식회사 하이닉스반도체 | 플래쉬이이피롬셀및그의제조방법 |
TW363230B (en) * | 1997-12-26 | 1999-07-01 | Taiwan Semiconductor Mfg Co Ltd | Manufacturing method for the flash memory cell with split-gate |
US6243289B1 (en) * | 1998-04-08 | 2001-06-05 | Micron Technology Inc. | Dual floating gate programmable read only memory cell structure and method for its fabrication and operation |
KR100316709B1 (ko) * | 1998-07-13 | 2001-12-12 | 윤종용 | 불휘발성 메모리 장치 제조 방법 |
KR20000043886A (ko) * | 1998-12-29 | 2000-07-15 | 김영환 | 멀티 비트 플래쉬 메모리 셀, 그 제조 방법 및 구동 방법 |
US6376868B1 (en) | 1999-06-15 | 2002-04-23 | Micron Technology, Inc. | Multi-layered gate for a CMOS imager |
KR100298586B1 (ko) * | 1999-07-13 | 2001-11-01 | 윤종용 | 비휘발성 메모리 소자 |
DE19941684B4 (de) * | 1999-09-01 | 2004-08-26 | Infineon Technologies Ag | Halbleiterbauelement als Verzögerungselement |
KR100387267B1 (ko) * | 1999-12-22 | 2003-06-11 | 주식회사 하이닉스반도체 | 멀티 레벨 플래쉬 이이피롬 셀 및 그 제조 방법 |
US6482700B2 (en) * | 2000-11-29 | 2002-11-19 | Taiwan Semiconductor Manufacturing Co., Ltd | Split gate field effect transistor (FET) device with enhanced electrode registration and method for fabrication thereof |
DE10106804A1 (de) * | 2001-02-14 | 2002-09-05 | Infineon Technologies Ag | Informationsredundante nichtflüchtige Halbleiterspeicherzelle sowie Verfahren zu deren Herstellung und Programmierung |
US6624027B1 (en) * | 2002-05-09 | 2003-09-23 | Atmel Corporation | Ultra small thin windows in floating gate transistors defined by lost nitride spacers |
US6911370B2 (en) * | 2002-05-24 | 2005-06-28 | Hynix Semiconductor, Inc. | Flash memory device having poly spacers |
KR100466197B1 (ko) * | 2002-07-18 | 2005-01-13 | 주식회사 하이닉스반도체 | 플래시 메모리 셀 및 그 제조방법 |
US6897533B1 (en) * | 2002-09-18 | 2005-05-24 | Advanced Micro Devices, Inc. | Multi-bit silicon nitride charge-trapping non-volatile memory cell |
KR100937651B1 (ko) * | 2002-12-31 | 2010-01-19 | 동부일렉트로닉스 주식회사 | 반도체 장치 및 이의 제조 방법 |
KR20060097884A (ko) | 2005-03-07 | 2006-09-18 | 삼성전자주식회사 | 스플리트 게이트형 비휘발성 메모리 소자 및 그 형성 방법 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS622662A (ja) * | 1985-06-28 | 1987-01-08 | Toshiba Corp | 半導体装置およびその製造方法 |
JPS62109367A (ja) * | 1985-11-07 | 1987-05-20 | Toshiba Corp | 半導体記憶装置 |
JPS63278275A (ja) * | 1987-05-08 | 1988-11-15 | Seiko Instr & Electronics Ltd | 半導体不揮発性メモリ |
JPH07120721B2 (ja) * | 1988-02-19 | 1995-12-20 | 三菱電機株式会社 | 不揮発性半導体記憶装置 |
JPH07101713B2 (ja) * | 1988-06-07 | 1995-11-01 | 三菱電機株式会社 | 半導体記憶装置の製造方法 |
JP2600301B2 (ja) * | 1988-06-28 | 1997-04-16 | 三菱電機株式会社 | 半導体記憶装置およびその製造方法 |
US5036378A (en) * | 1989-11-01 | 1991-07-30 | At&T Bell Laboratories | Memory device |
JPH03245575A (ja) * | 1990-02-22 | 1991-11-01 | Mitsubishi Electric Corp | 半導体記憶装置及びその製造方法 |
US5045491A (en) * | 1990-09-28 | 1991-09-03 | Texas Instruments Incorporated | Method of making a nonvolatile memory array having cells with separate program and erase regions |
US5278439A (en) * | 1991-08-29 | 1994-01-11 | Ma Yueh Y | Self-aligned dual-bit split gate (DSG) flash EEPROM cell |
JPH06150369A (ja) * | 1992-11-10 | 1994-05-31 | Pioneer Electron Corp | 光記録媒体 |
JPH06345863A (ja) * | 1993-06-10 | 1994-12-20 | Mitsubishi Kasei Corp | 液晶性ポリエステルアミド |
US5596529A (en) * | 1993-11-30 | 1997-01-21 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US5429969A (en) * | 1994-05-31 | 1995-07-04 | Motorola, Inc. | Process for forming electrically programmable read-only memory cell with a merged select/control gate |
US5429971A (en) * | 1994-10-03 | 1995-07-04 | United Microelectronics Corporation | Method of making single bit erase flash EEPROM |
-
1995
- 1995-03-22 KR KR1019950006086A patent/KR0142604B1/ko not_active IP Right Cessation
-
1996
- 1996-03-19 TW TW085103299A patent/TW300340B/zh not_active IP Right Cessation
- 1996-03-19 GB GB9605768A patent/GB2299449B/en not_active Expired - Fee Related
- 1996-03-22 CN CN96107224A patent/CN1050699C/zh not_active Expired - Fee Related
- 1996-03-22 US US08/620,894 patent/US5674768A/en not_active Expired - Lifetime
- 1996-03-22 DE DE19611438A patent/DE19611438B4/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN1050699C (zh) | 2000-03-22 |
DE19611438B4 (de) | 2006-01-12 |
CN1145534A (zh) | 1997-03-19 |
GB9605768D0 (en) | 1996-05-22 |
KR0142604B1 (ko) | 1998-07-01 |
US5674768A (en) | 1997-10-07 |
KR960036090A (ko) | 1996-10-28 |
DE19611438A1 (de) | 1996-09-26 |
GB2299449B (en) | 1999-04-14 |
GB2299449A (en) | 1996-10-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW300340B (zh) | ||
US5053842A (en) | Semiconductor nonvolatile memory | |
JPH11260944A (ja) | 不揮発性半導体記憶装置およびその製造方法ならびに半導体集積回路装置 | |
JP2005223340A (ja) | 自己整列スプリットゲート型の不揮発性半導体メモリ素子、及びその製造方法 | |
TW306070B (en) | EEPROM cell with improved coupling ratio | |
TW406435B (en) | Semiconductor memory array with buried drain line and the manufacture method thereof | |
JPS62291180A (ja) | 電気的に変更できる持久記憶浮動ゲ−トメモリデバイス | |
US5936275A (en) | High density flash memory cell and method of forming a line of floating gate transistors | |
TW441039B (en) | Source side injection flash EEPROM memory cell and operation | |
US5153691A (en) | Apparatus for a dual thickness floating gate memory cell | |
US6093946A (en) | EEPROM cell with field-edgeless tunnel window using shallow trench isolation process | |
JPS58206165A (ja) | 不揮発性半導体メモリ装置 | |
TWI689083B (zh) | 非揮發性記憶體的製造方法 | |
TW455933B (en) | Manufacture method of floating gate in flash memory | |
JPS6180866A (ja) | 不揮発性半導体メモリ・セル | |
US20030134473A1 (en) | Novel process for flash memory cell | |
US6909140B2 (en) | Flash memory with protruded floating gate | |
JPS6158272A (ja) | 不揮発性半導体メモリの製造方法 | |
TWI499044B (zh) | 三度空間單一浮動閘非揮發性記憶體裝置 | |
TWI690061B (zh) | 單閘極多次寫入非揮發性記憶體及其操作方法 | |
TW411590B (en) | Split-gate Flash memory | |
KR100289736B1 (ko) | 불휘발성 반도체 메모리 장치의 제조방법 | |
JPH03245567A (ja) | 半導体装置 | |
JPS63278275A (ja) | 半導体不揮発性メモリ | |
EP0478577A4 (en) | Apparatus and method for a dual thickness dielectric floating gate memory cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |