TW200746329A - Circuit board - Google Patents

Circuit board

Info

Publication number
TW200746329A
TW200746329A TW096112404A TW96112404A TW200746329A TW 200746329 A TW200746329 A TW 200746329A TW 096112404 A TW096112404 A TW 096112404A TW 96112404 A TW96112404 A TW 96112404A TW 200746329 A TW200746329 A TW 200746329A
Authority
TW
Taiwan
Prior art keywords
wiring layers
bumps
circuit board
central portion
sides
Prior art date
Application number
TW096112404A
Other languages
English (en)
Other versions
TWI327347B (en
Inventor
Hiroyuki Imamura
Nobuyuki Koutani
Original Assignee
Matsushita Electric Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Ind Co Ltd filed Critical Matsushita Electric Ind Co Ltd
Publication of TW200746329A publication Critical patent/TW200746329A/zh
Application granted granted Critical
Publication of TWI327347B publication Critical patent/TWI327347B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • A—HUMAN NECESSITIES
    • A47—FURNITURE; DOMESTIC ARTICLES OR APPLIANCES; COFFEE MILLS; SPICE MILLS; SUCTION CLEANERS IN GENERAL
    • A47J—KITCHEN EQUIPMENT; COFFEE MILLS; SPICE MILLS; APPARATUS FOR MAKING BEVERAGES
    • A47J47/00—Kitchen containers, stands or the like, not provided for in other groups of this subclass; Cutting-boards, e.g. for bread
    • A47J47/02—Closed containers for foodstuffs
    • A47J47/04—Closed containers for foodstuffs for granulated foodstuffs
    • A47J47/06—Closed containers for foodstuffs for granulated foodstuffs with arrangements for keeping fresh
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/111—Pads for surface mounting, e.g. lay-out
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/24—Reinforcing the conductive pattern
    • H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
    • F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F25—REFRIGERATION OR COOLING; COMBINED HEATING AND REFRIGERATION SYSTEMS; HEAT PUMP SYSTEMS; MANUFACTURE OR STORAGE OF ICE; LIQUEFACTION SOLIDIFICATION OF GASES
    • F25D—REFRIGERATORS; COLD ROOMS; ICE-BOXES; COOLING OR FREEZING APPARATUS NOT OTHERWISE PROVIDED FOR
    • F25D23/00—General constructional features
    • F25D23/12—Arrangements of compartments additional to cooling compartments; Combinations of refrigerators with other equipment, e.g. stove
    • F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F25—REFRIGERATION OR COOLING; COMBINED HEATING AND REFRIGERATION SYSTEMS; HEAT PUMP SYSTEMS; MANUFACTURE OR STORAGE OF ICE; LIQUEFACTION SOLIDIFICATION OF GASES
    • F25D—REFRIGERATORS; COLD ROOMS; ICE-BOXES; COOLING OR FREEZING APPARATUS NOT OTHERWISE PROVIDED FOR
    • F25D2317/00—Details or arrangements for circulating cooling fluids; Details or arrangements for circulating gas, e.g. air, within refrigerated spaces, not provided for in other groups of this subclass
    • F25D2317/04—Treating air flowing to refrigeration compartments
    • F25D2317/041—Treating air flowing to refrigeration compartments by purification
    • F25D2317/0411—Treating air flowing to refrigeration compartments by purification by dehumidification
    • F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F25—REFRIGERATION OR COOLING; COMBINED HEATING AND REFRIGERATION SYSTEMS; HEAT PUMP SYSTEMS; MANUFACTURE OR STORAGE OF ICE; LIQUEFACTION SOLIDIFICATION OF GASES
    • F25D—REFRIGERATORS; COLD ROOMS; ICE-BOXES; COOLING OR FREEZING APPARATUS NOT OTHERWISE PROVIDED FOR
    • F25D2700/00—Means for sensing or measuring; Sensors therefor
    • F25D2700/12—Sensors measuring the inside temperature
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0364—Conductor shape
    • H05K2201/0367—Metallic bump or raised conductor not used as solder bump
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09727—Varying width along a single conductor; Conductors or pads having different widths
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/098—Special shape of the cross-section of conductors, e.g. very thick plated conductors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/0989—Coating free areas, e.g. areas other than pads or lands free of solder resist
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10674—Flip chip
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Food Science & Technology (AREA)
  • Wire Bonding (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Structure Of Printed Boards (AREA)
TW096112404A 2003-04-28 2004-04-23 Circuit board TWI327347B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003124281A JP3565835B1 (ja) 2003-04-28 2003-04-28 配線基板およびその製造方法ならびに半導体装置およびその製造方法

Publications (2)

Publication Number Publication Date
TW200746329A true TW200746329A (en) 2007-12-16
TWI327347B TWI327347B (en) 2010-07-11

Family

ID=33028300

Family Applications (4)

Application Number Title Priority Date Filing Date
TW093111330A TWI246133B (en) 2003-04-28 2004-04-23 Circuit board and method for manufacturing the same and semiconductor device and method for manufacturing the same
TW096112404A TWI327347B (en) 2003-04-28 2004-04-23 Circuit board
TW094109388A TWI279865B (en) 2003-04-28 2004-04-23 Circuit board and method for manufacturing the same
TW094109385A TWI320212B (en) 2003-04-28 2004-04-23 Method for manufacturing semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
TW093111330A TWI246133B (en) 2003-04-28 2004-04-23 Circuit board and method for manufacturing the same and semiconductor device and method for manufacturing the same

Family Applications After (2)

Application Number Title Priority Date Filing Date
TW094109388A TWI279865B (en) 2003-04-28 2004-04-23 Circuit board and method for manufacturing the same
TW094109385A TWI320212B (en) 2003-04-28 2004-04-23 Method for manufacturing semiconductor device

Country Status (5)

Country Link
US (4) US7285734B2 (zh)
JP (1) JP3565835B1 (zh)
KR (4) KR100499902B1 (zh)
CN (4) CN100456444C (zh)
TW (4) TWI246133B (zh)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4268434B2 (ja) * 2003-04-09 2009-05-27 大日本印刷株式会社 配線基板の製造方法
US20060157534A1 (en) * 2004-08-06 2006-07-20 Tessera, Inc. Components with solder masks
TWI246383B (en) * 2004-09-21 2005-12-21 Advanced Semiconductor Eng A manufacturing method of a multi-layer circuit board with embedded passive components
JP4171492B2 (ja) 2005-04-22 2008-10-22 松下電器産業株式会社 半導体装置およびその製造方法
US9258904B2 (en) * 2005-05-16 2016-02-09 Stats Chippac, Ltd. Semiconductor device and method of forming narrow interconnect sites on substrate with elongated mask openings
US20060255473A1 (en) 2005-05-16 2006-11-16 Stats Chippac Ltd. Flip chip interconnect solder mask
JP4071782B2 (ja) * 2005-05-30 2008-04-02 松下電器産業株式会社 半導体装置
GB2441265B (en) * 2005-06-16 2012-01-11 Imbera Electronics Oy Method for manufacturing a circuit board structure, and a circuit board structure
US8643163B2 (en) * 2005-08-08 2014-02-04 Stats Chippac Ltd. Integrated circuit package-on-package stacking system and method of manufacture thereof
JP4786976B2 (ja) 2005-09-13 2011-10-05 パナソニック株式会社 配線基板及びその製造方法、並びに半導体装置
JP4740708B2 (ja) * 2005-09-30 2011-08-03 パナソニック株式会社 配線基板、及び半導体装置
JP4068635B2 (ja) 2005-09-30 2008-03-26 松下電器産業株式会社 配線基板
JP4305667B2 (ja) * 2005-11-07 2009-07-29 セイコーエプソン株式会社 半導体装置
JP4728782B2 (ja) 2005-11-15 2011-07-20 パナソニック株式会社 半導体装置およびその製造方法
JP4717604B2 (ja) 2005-11-17 2011-07-06 パナソニック株式会社 配線基板およびそれを用いた半導体装置
JP2007150088A (ja) * 2005-11-29 2007-06-14 Matsushita Electric Ind Co Ltd 配線基板およびその製造方法
JP4728828B2 (ja) 2006-02-09 2011-07-20 パナソニック株式会社 配線基板の製造方法
JP4773864B2 (ja) 2006-04-12 2011-09-14 パナソニック株式会社 配線基板及びこれを用いた半導体装置並びに配線基板の製造方法
JP4813255B2 (ja) * 2006-05-23 2011-11-09 パナソニック株式会社 配線基板及びその製造方法ならびに半導体装置
JP2009117721A (ja) * 2007-11-08 2009-05-28 Mitsui Mining & Smelting Co Ltd 配線基板、回路基板、これらの製造方法
JP2009147019A (ja) * 2007-12-12 2009-07-02 Panasonic Corp 半導体装置及びその製造方法
JP5154271B2 (ja) * 2008-03-17 2013-02-27 日本特殊陶業株式会社 はんだバンプを有する配線基板及びその製造方法
US9118324B2 (en) * 2008-06-16 2015-08-25 Silicon Works Co., Ltd. Driver IC chip and pad layout method thereof
JP5513417B2 (ja) * 2010-01-20 2014-06-04 コネクテックジャパン株式会社 実装基板、その製造方法、電子部品およびその製造方法
US8441127B2 (en) * 2011-06-29 2013-05-14 Taiwan Semiconductor Manufacturing Company, Ltd. Bump-on-trace structures with wide and narrow portions
KR102051122B1 (ko) * 2013-06-18 2019-12-02 삼성전자주식회사 표시 장치
TWI514530B (zh) * 2013-08-28 2015-12-21 Via Tech Inc 線路基板、半導體封裝結構及線路基板製程
JP7140481B2 (ja) 2017-09-25 2022-09-21 日東電工株式会社 インダクタおよびその製造方法
KR20210074609A (ko) * 2019-12-12 2021-06-22 삼성전기주식회사 인쇄회로기판

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59130434A (ja) 1983-12-20 1984-07-27 Matsushita Electric Ind Co Ltd 半導体装置
JPH0642500B2 (ja) 1986-12-24 1994-06-01 株式会社精工舎 Ｉｃチップのボンディング構造
JPS63193536A (ja) 1987-02-06 1988-08-10 Sony Corp 部品実装時の位置決め方法
JPH05206204A (ja) 1991-04-17 1993-08-13 Oki Electric Ind Co Ltd 導電粒子を用いた基板への電子部品の実装方法
US5660177A (en) * 1991-11-04 1997-08-26 Biofield Corp. D.C. biopotential sensing electrode assemblies for apparatus for disease, injury and bodily condition screening or sensing
US6568073B1 (en) * 1991-11-29 2003-05-27 Hitachi Chemical Company, Ltd. Process for the fabrication of wiring board for electrical tests
US6133534A (en) * 1991-11-29 2000-10-17 Hitachi Chemical Company, Ltd. Wiring board for electrical tests with bumps having polymeric coating
JPH05243332A (ja) 1992-03-03 1993-09-21 Ricoh Co Ltd 電極接続構造およびその製造方法
JP2833326B2 (ja) * 1992-03-03 1998-12-09 松下電器産業株式会社 電子部品実装接続体およびその製造方法
JPH065778A (ja) 1992-06-19 1994-01-14 Fujitsu Ltd 半導体装置
JPH0893701A (ja) 1994-09-28 1996-04-09 Sunstar Eng Inc 乾燥圧縮空気供給装置
JPH0897301A (ja) 1994-09-29 1996-04-12 Nkk Corp 半導体装置の製造方法
KR0138305B1 (ko) * 1994-11-30 1998-06-01 김광호 반도체소자 배선형성방법
JP3270278B2 (ja) 1994-12-15 2002-04-02 東芝電子エンジニアリング株式会社 半導体装置及びその製造方法
KR100290993B1 (ko) * 1995-06-13 2001-08-07 이사오 우치가사키 반도체장치,반도체탑재용배선기판및반도체장치의제조방법
JPH0982747A (ja) 1995-09-12 1997-03-28 Seiko Epson Corp 半導体装置のパッド電極構造及びその製造方法
US5768300A (en) * 1996-02-22 1998-06-16 Fujitsu Limited Interconnect fault detection and localization method and apparatus
JP3409957B2 (ja) * 1996-03-06 2003-05-26 松下電器産業株式会社 半導体ユニット及びその形成方法
US6225569B1 (en) * 1996-11-15 2001-05-01 Ngk Spark Plug Co., Ltd. Wiring substrate and method of manufacturing the same
CN1138463C (zh) * 1996-12-13 2004-02-11 松下电器产业株式会社 电子部件及其安装方法和装置
JPH10233571A (ja) 1997-02-18 1998-09-02 Sony Corp 配線基板の製造方法及び製造装置
JPH10303252A (ja) * 1997-04-28 1998-11-13 Nec Kansai Ltd 半導体装置
US6043429A (en) * 1997-05-08 2000-03-28 Advanced Micro Devices, Inc. Method of making flip chip packages
JP3794792B2 (ja) * 1997-07-22 2006-07-12 Ｔｄｋ株式会社 回路基板
TW453137B (en) * 1997-08-25 2001-09-01 Showa Denko Kk Electrode structure of silicon semiconductor device and the manufacturing method of silicon device using it
FR2767674B1 (fr) * 1997-08-29 1999-12-31 Vecteur Orthopedic Prothese de l'extremite superieure de l'humerus
US6042999A (en) * 1998-05-07 2000-03-28 Taiwan Semiconductor Manufacturing Company Robust dual damascene process
JP3351402B2 (ja) * 1999-04-28 2002-11-25 株式会社村田製作所 電子素子、弾性表面波素子、それらの実装方法、電子部品または弾性表面波装置の製造方法、および、弾性表面波装置
JP3216130B2 (ja) 1999-12-10 2001-10-09 ソニーケミカル株式会社 接続構造体の製造方法
JP3822040B2 (ja) * 2000-08-31 2006-09-13 株式会社ルネサステクノロジ 電子装置及びその製造方法
JP3842548B2 (ja) 2000-12-12 2006-11-08 富士通株式会社 半導体装置の製造方法及び半導体装置
TW492051B (en) 2000-12-20 2002-06-21 Lg Chemical Ltd Magazine for semiconductor package
JP2002222823A (ja) * 2001-01-29 2002-08-09 Sharp Corp 半導体集積回路およびその製造方法
JP4811756B2 (ja) * 2001-09-28 2011-11-09 Ｄｏｗａメタルテック株式会社 金属−セラミックス接合回路基板の製造方法

Also Published As

Publication number Publication date
US7288729B2 (en) 2007-10-30
US7285734B2 (en) 2007-10-23
KR20050083059A (ko) 2005-08-24
US7294532B2 (en) 2007-11-13
US20040212969A1 (en) 2004-10-28
CN1542935A (zh) 2004-11-03
US20050218496A1 (en) 2005-10-06
CN101494211A (zh) 2009-07-29
CN100437956C (zh) 2008-11-26
TWI320212B (en) 2010-02-01
CN1707767A (zh) 2005-12-14
CN1783446A (zh) 2006-06-07
KR100499902B1 (ko) 2005-07-05
TW200503132A (en) 2005-01-16
TWI279865B (en) 2007-04-21
KR20050040896A (ko) 2005-05-03
KR20050040897A (ko) 2005-05-03
TW200527568A (en) 2005-08-16
KR100527565B1 (ko) 2005-11-09
KR100608938B1 (ko) 2006-08-03
JP2004327936A (ja) 2004-11-18
KR100499899B1 (ko) 2005-07-07
JP3565835B1 (ja) 2004-09-15
US20080173477A1 (en) 2008-07-24
TWI327347B (en) 2010-07-11
CN100456444C (zh) 2009-01-28
TWI246133B (en) 2005-12-21
KR20040093454A (ko) 2004-11-05
US20050218485A1 (en) 2005-10-06
TW200524058A (en) 2005-07-16

Similar Documents

Publication Publication Date Title
TW200746329A (en) Circuit board
TW200610003A (en) Semiconductor device with three-dimensional stacked structure and method of fabricating same
TW200625559A (en) Wiring substrate for mounting semiconductors, method of manufacturing the same, and semiconductor package
TW200717744A (en) Stack structure of semiconductor component embedded in supporting board and method for fabricating the same
TW200642554A (en) Multilayer circuit board with embedded components and method of manufacture
TW200733275A (en) Semiconductor device and method of manufacturing the same
TW200639993A (en) Interconnecting substrate and semiconductor device
TW200512875A (en) Semiconductor apparatus utilizing multi-level interconnection to prevent peeling-off of low-k layer
WO2006089725A3 (en) Charge compensation semiconductor device and relative manufacturing process
TW200802633A (en) Wiring board and method for manufacturing the same, and semiconductor device
TW200718299A (en) Wiring board, wiring material, copper-clad laminate, and wiring board fabrication method
DK0986130T3 (da) Antenne for radiodrevne kommunikationsterminaler
TW200629998A (en) Printed circuit board and forming method thereof
EP0987748A3 (en) Multilayered circuit board for semiconductor chip module, and method of manufacturing the same
WO2002051217A3 (en) Packaged integrated circuits and methods of producing thereof
TW200618683A (en) Circuit board structure with embeded adjustable passive components and method for fabricating the same
TW200612440A (en) Polymer-matrix conductive film and method for fabricating the same
WO2007043972A8 (en) Device carrying an integrated circuit/components and method of producing the same
TW200737455A (en) Method for fabricating a metal protecting layer on electrically connecting pad of circuit board
TW200733830A (en) Differential signal transmission structure, wiring board and chip package
TW200608564A (en) Method of manufacturing active matrix substrate, active matrix substrate, electro-optical device, and electronic apparatus
TW200610466A (en) Method for fabricating conductive bumps of a circuit board
WO2008149818A1 (ja) 積層型放熱基体およびこれを用いた放熱ユニット並びに電子装置
TW200721431A (en) Reinforced interconnection structures, methods for forming the same, fuse structures and integrated circuit chips
WO2006023034A3 (en) Probe pad arrangement for an integrated circuit and method of forming

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees