SE441880B - Substrat for hopkoppling av komponenter - Google Patents

Substrat for hopkoppling av komponenter

Info

Publication number
SE441880B
SE441880B SE7810314A SE7810314A SE441880B SE 441880 B SE441880 B SE 441880B SE 7810314 A SE7810314 A SE 7810314A SE 7810314 A SE7810314 A SE 7810314A SE 441880 B SE441880 B SE 441880B
Authority
SE
Sweden
Prior art keywords
connection
substrate
area
contact
insulating layer
Prior art date
Application number
SE7810314A
Other languages
English (en)
Swedish (sv)
Other versions
SE7810314L (sv
Inventor
B Badet
K Kurzweil
Original Assignee
Cii Honeywell Bull
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cii Honeywell Bull filed Critical Cii Honeywell Bull
Publication of SE7810314L publication Critical patent/SE7810314L/xx
Publication of SE441880B publication Critical patent/SE441880B/sv

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5383—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0286—Programmable, customizable or modifiable circuits
    • H05K1/0292—Programmable, customizable or modifiable circuits having a modifiable lay-out, i.e. adapted for engineering changes or repair
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01031—Gallium [Ga]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298—Multilayer circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04—Soldering or other types of metallurgic bonding
    • H05K2203/049—Wire bonding
SE7810314A 1977-10-03 1978-10-02 Substrat for hopkoppling av komponenter SE441880B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7729687A FR2404990A1 (fr) 1977-10-03 1977-10-03 Substrat d'interconnexion de composants electroniques a circuits integres, muni d'un dispositif de reparation

Publications (2)

Publication Number Publication Date
SE7810314L SE7810314L (sv) 1979-04-04
SE441880B true SE441880B (sv) 1985-11-11

Family

ID=9196039

Family Applications (1)

Application Number Title Priority Date Filing Date
SE7810314A SE441880B (sv) 1977-10-03 1978-10-02 Substrat for hopkoppling av komponenter

Country Status (11)

Country Link
US (1) US4371744A (fr)
JP (1) JPS5461669A (fr)
BE (1) BE870879A (fr)
CA (1) CA1115853A (fr)
CH (1) CH627877A5 (fr)
DE (1) DE2843144A1 (fr)
FR (1) FR2404990A1 (fr)
GB (1) GB2009516B (fr)
IT (1) IT1159117B (fr)
NL (1) NL7809276A (fr)
SE (1) SE441880B (fr)

Families Citing this family (65)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2496341A1 (fr) * 1980-12-12 1982-06-18 Thomson Csf Composant d'interconnexion topologique
US4489364A (en) * 1981-12-31 1984-12-18 International Business Machines Corporation Chip carrier with embedded engineering change lines with severable periodically spaced bridging connectors on the chip supporting surface
FR2531302A1 (fr) * 1982-07-30 1984-02-03 Xerox Corp Procedes de formation d'un circuit electrique a haute densite et d'elements d'interconnexion pour le circuit
US4682414A (en) * 1982-08-30 1987-07-28 Olin Corporation Multi-layer circuitry
JPS5946740A (ja) * 1982-09-09 1984-03-16 Ricoh Co Ltd 光書込デバイス
JPS59193596A (ja) * 1983-04-18 1984-11-02 Kyodo Printing Co Ltd Ｉｃカ−ド用ｉｃモジユ−ル
JPS6022396A (ja) * 1983-07-19 1985-02-04 日本電気株式会社 回路基板
AU3747585A (en) * 1983-12-15 1985-06-26 Laserpath Corp. Electrical circuitry
US4546413A (en) * 1984-06-29 1985-10-08 International Business Machines Corporation Engineering change facility on both major surfaces of chip module
US4584625A (en) * 1984-09-11 1986-04-22 Kellogg Nelson R Capacitive tactile sensor
JPS61131498A (ja) * 1984-11-29 1986-06-19 富士通株式会社 終端回路配線構造
JPS61131497A (ja) * 1984-11-29 1986-06-19 富士通株式会社 多層プリント基板
FR2575331B1 (fr) * 1984-12-21 1987-06-05 Labo Electronique Physique Boitier pour composant electronique
US4789760A (en) * 1985-04-30 1988-12-06 Advanced Micro Devices, Inc. Via in a planarized dielectric and process for producing same
US4659931A (en) * 1985-05-08 1987-04-21 Grumman Aerospace Corporation High density multi-layered integrated circuit package
JPS61296800A (ja) * 1985-06-25 1986-12-27 日本電気株式会社 設計変更用電極
JPS6253000A (ja) * 1985-08-31 1987-03-07 日本電気株式会社 半導体の実装構造
DE3679627D1 (de) * 1985-09-24 1991-07-11 Contraves Ag Mehrschichtige gedruckte schaltungsplatte.
US4764644A (en) * 1985-09-30 1988-08-16 Microelectronics Center Of North Carolina Microelectronics apparatus
US4667404A (en) * 1985-09-30 1987-05-26 Microelectronics Center Of North Carolina Method of interconnecting wiring planes
US4652974A (en) * 1985-10-28 1987-03-24 International Business Machines Corporation Method and structure for effecting engineering changes in a multiple device module package
JPS62136098A (ja) * 1985-12-09 1987-06-19 富士通株式会社 高密度配線基板
DE3786600T2 (de) * 1986-05-30 1993-11-04 Furukawa Electric Co Ltd Mehrschichtige gedruckte schaltung und verfahren zu ihrer herstellung.
US5229548A (en) * 1986-10-27 1993-07-20 Black & Decker Inc. Circuit board having a stamped substrate
US4829404A (en) * 1987-04-27 1989-05-09 Flexmark, Inc. Method of producing a flexible circuit and master grid therefor
US4935584A (en) * 1988-05-24 1990-06-19 Tektronix, Inc. Method of fabricating a printed circuit board and the PCB produced
WO1990003662A1 (fr) * 1988-09-30 1990-04-05 Raychem Limited Article pour le transfert automatique sur bande de puces hybrides
KR930010076B1 (ko) * 1989-01-14 1993-10-14 티디케이 가부시키가이샤 다층혼성집적회로
JPH02265243A (ja) * 1989-04-05 1990-10-30 Nec Corp 多層配線およびその形成方法
US5231304A (en) * 1989-07-27 1993-07-27 Grumman Aerospace Corporation Framed chip hybrid stacked layer assembly
MY105486A (en) * 1989-12-15 1994-10-31 Tdk Corp A multilayer hybrid circuit.
US5081563A (en) * 1990-04-27 1992-01-14 International Business Machines Corporation Multi-layer package incorporating a recessed cavity for a semiconductor chip
US5224022A (en) * 1990-05-15 1993-06-29 Microelectronics And Computer Technology Corporation Reroute strategy for high density substrates
US5132648A (en) * 1990-06-08 1992-07-21 Rockwell International Corporation Large array MMIC feedthrough
US5093708A (en) * 1990-08-20 1992-03-03 Grumman Aerospace Corporation Multilayer integrated circuit module
US5220490A (en) * 1990-10-25 1993-06-15 Microelectronics And Computer Technology Corporation Substrate interconnect allowing personalization using spot surface links
US5306872A (en) * 1991-03-06 1994-04-26 International Business Machines Corporation Structures for electrically conductive decals filled with organic insulator material
US5338900A (en) * 1991-03-06 1994-08-16 International Business Machines Corporation Structures for electrically conductive decals filled with inorganic insulator material
US5128749A (en) * 1991-04-08 1992-07-07 Grumman Aerospace Corporation Fused high density multi-layer integrated circuit module
JP3197022B2 (ja) * 1991-05-13 2001-08-13 ティーディーケイ株式会社 ノイズサプレッサ用積層セラミック部品
US5209798A (en) * 1991-11-22 1993-05-11 Grunman Aerospace Corporation Method of forming a precisely spaced stack of substrate layers
US5854534A (en) * 1992-08-05 1998-12-29 Fujitsu Limited Controlled impedence interposer substrate
US5436412A (en) * 1992-10-30 1995-07-25 International Business Machines Corporation Interconnect structure having improved metallization
US5308926A (en) * 1992-12-08 1994-05-03 Premisys Communications, Inc. Compact isolating backplane for routing electronic signals
US5419038A (en) * 1993-06-17 1995-05-30 Fujitsu Limited Method for fabricating thin-film interconnector
US5609704A (en) * 1993-09-21 1997-03-11 Matsushita Electric Industrial Co., Ltd. Method for fabricating an electronic part by intaglio printing
US5834705A (en) * 1994-03-04 1998-11-10 Silicon Graphics, Inc. Arrangement for modifying eletrical printed circuit boards
US5995325A (en) * 1994-04-20 1999-11-30 Seagate Technology, Inc. Transducer signal wire termination
US5929517A (en) 1994-12-29 1999-07-27 Tessera, Inc. Compliant integrated circuit package and method of fabricating the same
US5856235A (en) * 1995-04-12 1999-01-05 Northrop Grumman Corporation Process of vacuum annealing a thin film metallization on high purity alumina
US5809641A (en) * 1996-04-25 1998-09-22 International Business Machines Corporation Method for printed circuit board repair
US5909011A (en) * 1996-08-01 1999-06-01 International Business Machines Corporation Method and apparatus for modifying circuit having ball grid array interconnections
US6329594B1 (en) 1998-01-16 2001-12-11 Bae Systems Information And Electronic Systems Integration, Inc. Integrated circuit package
EP1744609B1 (fr) * 1999-06-02 2012-12-12 Ibiden Co., Ltd. Plaquette à circuits imprimés multicouche et procédé de fabrication
JP3865115B2 (ja) * 1999-09-13 2007-01-10 Ｈｏｙａ株式会社 多層配線基板及びその製造方法、並びに該多層配線基板を有するウエハ一括コンタクトボード
US7088002B2 (en) * 2000-12-18 2006-08-08 Intel Corporation Interconnect
US6885106B1 (en) 2001-01-11 2005-04-26 Tessera, Inc. Stacked microelectronic assemblies and methods of making same
US7335995B2 (en) * 2001-10-09 2008-02-26 Tessera, Inc. Microelectronic assembly having array including passive elements and interconnects
US6977440B2 (en) * 2001-10-09 2005-12-20 Tessera, Inc. Stacked packages
WO2003032370A2 (fr) * 2001-10-09 2003-04-17 Tessera, Inc. Boitiers superposes
US6765288B2 (en) * 2002-08-05 2004-07-20 Tessera, Inc. Microelectronic adaptors, assemblies and methods
US7294928B2 (en) * 2002-09-06 2007-11-13 Tessera, Inc. Components, methods and assemblies for stacked packages
US7071547B2 (en) * 2002-09-11 2006-07-04 Tessera, Inc. Assemblies having stacked semiconductor chips and methods of making same
US7061121B2 (en) 2003-11-12 2006-06-13 Tessera, Inc. Stacked microelectronic assemblies with central contacts
US7545029B2 (en) * 2006-08-18 2009-06-09 Tessera, Inc. Stack microelectronic assemblies

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3541223A (en) * 1966-09-23 1970-11-17 Texas Instruments Inc Interconnections between layers of a multilayer printed circuit board
US3691290A (en) * 1970-12-14 1972-09-12 Ibm Deletable conductor line structure
GB1356632A (en) * 1971-07-09 1974-06-12 Plessey Co Ltd Multiplayer printed-circuit boards
US3968193A (en) * 1971-08-27 1976-07-06 International Business Machines Corporation Firing process for forming a multilayer glass-metal module
US3803483A (en) * 1972-05-05 1974-04-09 Ibm Semiconductor structure for testing of metallization networks on insulative substrates supporting semiconductor chips
US3777220A (en) * 1972-06-30 1973-12-04 Ibm Circuit panel and method of construction
FR2241946B1 (fr) * 1973-08-24 1976-11-19 Honeywell Bull Soc Ind
FR2365209A1 (fr) * 1976-09-20 1978-04-14 Cii Honeywell Bull Procede pour le montage de micro-plaquettes de circuits integres sur un substrat et installation pour sa mise en oeuvre
FR2379909A1 (fr) * 1977-02-04 1978-09-01 Cii Honeywell Bull Procede et appareil de montage de dispositifs sur un substrat

Also Published As

Publication number Publication date
CA1115853A (fr) 1982-01-05
CH627877A5 (fr) 1982-01-29
IT7828018A0 (it) 1978-09-25
SE7810314L (sv) 1979-04-04
NL7809276A (nl) 1979-04-05
DE2843144C2 (fr) 1989-07-13
US4371744A (en) 1983-02-01
JPS5461669A (en) 1979-05-18
DE2843144A1 (de) 1979-04-12
GB2009516B (en) 1982-03-24
BE870879A (fr) 1979-01-15
FR2404990A1 (fr) 1979-04-27
IT1159117B (it) 1987-02-25
FR2404990B1 (fr) 1980-02-15
GB2009516A (en) 1979-06-13

Similar Documents

Publication Publication Date Title
SE441880B (sv) Substrat for hopkoppling av komponenter
US6388198B1 (en) Coaxial wiring within SOI semiconductor, PCB to system for high speed operation and signal quality
US6720245B2 (en) Method of fabrication and device for electromagnetic-shielding structures in a damascene-based interconnect scheme
CN101320702B (zh) 半导体器件及其制造方法
CN101330026B (zh) 电子器件以及制造电子器件的方法
CN1061783C (zh) 制造半导体器件的方法
US8242578B2 (en) Anti-fuse device structure and electroplating circuit structure and method
US5903045A (en) Self-aligned connector for stacked chip module
US4649417A (en) Multiple voltage integrated circuit packaging substrate
US8436469B2 (en) Semiconductor device
KR20040077268A (ko) 듀얼 다마신 공정의 퓨즈 형성방법
DE102007001191B4 (de) Halbleitervorrichtung mit einem Widerstand zum Abgleichen der Stromverteilung
EP0166401A2 (fr) Circuit électrique à module
WO2018208012A1 (fr) Substrat de circuit souple de type à réduction de largeur de ligne et son procédé de fabrication
JP2022021683A (ja) 半導体装置の製造方法
CN101159261A (zh) 半导体器件及其制造方法
FI92448B (fi) Järjestelmä jännitteen järjestämiseksi useaan sähköisen yksikön yhteiseen jännitelinjaan
CN101330027A (zh) 电子器件的制造方法以及电子器件
US5255099A (en) Solid state pickup device with strap line in vertical register
US5021869A (en) Monolithic semiconductor chip interconnection technique and arrangement
US5610100A (en) Method for concurrently forming holes for interconnection between different conductive layers and a substrate element or circuit element close to the substrate surface
EP0009124A1 (fr) Montage pour circuits de ligne de systèmes de télécommunication numériques à multiplexage temporel, en particulier de centraux téléphoniques locaux MIC
EP0182393A2 (fr) Dispositif d'exclusion pour postes téléphoniques branchés en parallèle
US11373938B2 (en) Substrate having a plurality of slit portions between semiconductor devices
US20210091019A1 (en) Distribution layer structure and manufacturing method thereof, and bond pad structure

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 7810314-0

Format of ref document f/p: F

NUG Patent has lapsed

Ref document number: 7810314-0

Format of ref document f/p: F