KR960012449A - 반도체장치 - Google Patents
반도체장치 Download PDFInfo
- Publication number
- KR960012449A KR960012449A KR1019950027089A KR19950027089A KR960012449A KR 960012449 A KR960012449 A KR 960012449A KR 1019950027089 A KR1019950027089 A KR 1019950027089A KR 19950027089 A KR19950027089 A KR 19950027089A KR 960012449 A KR960012449 A KR 960012449A
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor chip
- die pad
- pad portion
- lead frame
- leads
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
- H01L2224/45565—Single coating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
- H01L2224/45599—Material
- H01L2224/4569—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/86—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using tape automated bonding [TAB]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1433—Application-specific integrated circuit [ASIC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Abstract
리이드 프레임 및 그것을 사용한 반도체 집적회로장치, 특히 수지 몰드형 LSI패키지를 갖는 반도체 집적회로장치에 적응하는데 유효한 기술에 관한 것으로써, 논리 LSI를 봉지하는 LSI패키지의 열저항을 저감할 수 있는 기술, 논리 LSI를 봉지하는 LSI패키지의 신뢰성을 향상시킬 수 있는 기술, 논리 LSI를 봉지하는 LSI패키지의 소량 다품종화를 촉진히킬 수 있는 기술, 논리 LSI를 봉지하는 LSI패키지의 저가격화를 촉진시킬 수 있는 기술, 논리 LSI를 봉지하는 LSI패키지의 QTAT화를 촉진시킬 수 있는 기술 및 논리 LSI를 봉지하는 LSI패키지의 다핀화를 촉진시킬 수 있는 기술을 제공하기 위해, 다이패드와 다이패드부를 둘러싸도록 배치된 여러개의 제1의 리이드를 갖는 리이드 프레임, 리이드 프레임에 탑재되고, 반도체 칩과 반도체 칩의 주면 상의 여러개의 제2의 리이드를 갖는 TAB(tape automated bonding)구조체 및 TAB구조체, 다이패드부 및 리이드프레임의 여러개의 제1의 리이드의 일부를 봉지하는 수지몰딩을 포함하고, 반도체칩은 그의 주면의 주위에 형성도된 본딩패드를 갖고, 반도체 칩의 이면이 다이패드부에 고정되며, 여러개의 제2의 리이드의 한쪽 끝부는 본딩패드와 접속되고, 여러게의 제2의 리이드의 다른쪽 끝부는 리이드 프레임의 여러개의 제1의 리이드의 하나의 끝부와 접속외며, 다이패드부의 영역이 상기 TAB 구조체에 반도체 칩의 영역 보다 크고, 다이패드부는 반도체 칩 아래에 배치된 제1의 슬릿 및 평명도 상에서의 반도체 칩의 외부에 배치된 제 2의 슬릿을 포함하는 반도체장치가 마련된다.
이것에 의해, 다이패드부 상에 어떠한 외형 치수의 반도체 칩을 탑재한 경우에도 반도체 칩의 이면의 일부가 몰드 수지와 직접 접촉하므로, 반도체 칩과 몰드 수지를 강고하게 밀착시킬 수 있고, 이것에 의해 다이패드부와 몰드 수지의 계면 박리를 억제하여 패키지 크랙이나 배선 부식을 방지할 수 있고, 다이패드부 상에 어떠한 외형 치수의 반도체 칩을 탑제한 경우에도 몰드시에 반도체 칩의 위쪽(또는 아래쪽)을 흐르는 수지가 슬릿을 통해 반도체 칩의 반대측으로 유입되므로, 몰드시 수지의 흐름이 반도체 칩의 상하에서 균일하게 되고, 페키지 본체의 내부의 응력을 저감할 수 있으며, 다이패드부 상에 외형 치수가 다른 각종 반도체 칩을 탑재할 수 있으므로 리이드 프레임을 표준화할 수 있고, 다비잇의 품종 마다 리이드 프레임을 새롭게 설계하는 작업이 불필요하게 되므로, 논리 LSI의 저가격화, 소량 다품종화, QTAT화를 촉진시킬 수 있다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 실시예1인 리이드 프레임의 평면도.
Claims (9)
- 다이패드부와 상기 다이패드부를 둘러싸도록 배치된 여러개의 제1의 리이드를 갖는 가리드 프레임, 상기 리이드 프레임에 탑재되고, 반도체 칩과 반도체 칩의 주면 상의 여러개의 제2의 리이드를 갖는 TAB(tape automated bonding) 구조체 및 상기 TAB구조체, 상기 다이패드부 및 상기 리이드프레임의 여러개의 제1의 리이드의 일부를 봉지하는 수지몰딩을 포함하고, 상기 반도체 칩은 그의 주면의 주위에 형성된 본딩패드를 갖고, 상기 반도체 칩의 이면이 상기 다이패드부에 고정되며, 상기 여러게의 제2의 리이드의 한쪽 끝부는 상기 본딩패드와 접속되고, 상기 여러개의 제2의 리이드의 다른쪽 끝부는 상기 리이드 프레임의 상기 여러개의 제1의 리이드의 한쪽 끝부와 접속되며, 상기 다이패드부의 영역이 상기 TAB 구조체의 상기 반도체 칩의 영역보다 크고, 다이패드부는 상기 반도체 칩 아래에 배치된 제1의 슬릿 및 평명도 상에서의 반도체 칩의 외부에 배치된 제2의 슬릿을 포함하는 반도체장치.
- 제1항에 있어서, 상기 다이패드부는 상기 반도체 칩에 의해 생성된 열을 방산하는 히트스프레드 판으로써 사용되는 반도체장치.
- 제 2항에 있어서, 상기 리이드 프레임의 Cu로 이루어진 반도체장치.
- 다이패드부 및 그 주위에 여러개의 리이드를 갖는 리이드 프레임, 상기 다이패드부 상에 탑재되고 그 주면에 본딩패드를 갖는 반도체 칩, 상기 반도체 칩의 본딩패드와 상기 여러개의 리이드를 전기적으로 접속하는 수단 및 상기 반도체 칩, 상기 다이패드부 및 상기 여러개의 리이드의 일부를 봉지하는 수지체를 포함하며, 상기 다이패드부는 그 중앙에서 바깥둘레 방향으로 연장하는 제1의 슬릿과 그 바깥둘레를 따라서 배치된 제2의 슬릿을 갖고, 상기 제1의 슬릿의 바깥둘레측의 끝부는 상기 제2의 슬릿의 중앙측의 끝부 보다 상기 다이패드부의 바깥둘레측에 위치하고 있는 반도체장치.
- 제4항에 있어서, 상기 다이패드부에 형성된 상기 제1의 슬릿이 십자형을 이루고 있는 반도체장치.
- 제4항에 있어서, 상기 다이패드부의 바깥둘레를 따라서 형성된 절연재를 또 포함하는 반도체장치.
- 제4항에 있어서, 상기 다이패드부의 외형 치수는 상기 다이패드부에 탑재된 상기 반도체 칩의 외형 치수보다 큰 반도체장치.
- 제7항에 있어서, 상기 다이패드부의 한쪽 변은 상기 다이패드부에 탑재된 상기 반도체 칩의 한쪽 변 보다 적어도 2㎜ 이상 긴 반도체장치.
- 제4항에 있어서, 상기 본딩패드와 상기 여러개의 리이드의 일부를 접속하는 수단은 와이어이고, 상기 와이어의 표면을 절연막에 의해 피복되어 있는 반도체장치.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP94-208403 | 1994-09-01 | ||
JP20840394A JPH0878605A (ja) | 1994-09-01 | 1994-09-01 | リードフレームおよびそれを用いた半導体集積回路装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
KR960012449A true KR960012449A (ko) | 1996-04-20 |
Family
ID=16555676
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950027089A KR960012449A (ko) | 1994-09-01 | 1995-08-29 | 반도체장치 |
Country Status (4)
Country | Link |
---|---|
US (1) | US5874773A (ko) |
JP (1) | JPH0878605A (ko) |
KR (1) | KR960012449A (ko) |
CN (1) | CN1123469A (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100387088B1 (ko) * | 2000-06-12 | 2003-06-11 | 이강희 | 주변온도에 따라 변색되는 합성수지 성형품 및 이의제조방법 |
Families Citing this family (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3170182B2 (ja) | 1995-08-15 | 2001-05-28 | 株式会社東芝 | 樹脂封止型半導体装置及びその製造方法 |
FR2764115B1 (fr) * | 1997-06-02 | 2001-06-08 | Sgs Thomson Microelectronics | Dispositif semiconducteur et procede de connexion des fils internes de masse d'un tel dispositif |
JP3892139B2 (ja) * | 1998-03-27 | 2007-03-14 | 株式会社ルネサステクノロジ | 半導体装置 |
JPH11307713A (ja) * | 1998-04-24 | 1999-11-05 | Sony Corp | 半導体装置用リードフレーム |
US6239480B1 (en) * | 1998-07-06 | 2001-05-29 | Clear Logic, Inc. | Modified lead frame for improved parallelism of a die to package |
JP2000058735A (ja) * | 1998-08-07 | 2000-02-25 | Hitachi Ltd | リードフレーム、半導体装置及び半導体装置の製造方法 |
SG92624A1 (en) * | 1999-02-09 | 2002-11-19 | Inst Of Microelectronics | Lead frame for an integrated circuit chip (integrated circuit peripheral support) |
SG91808A1 (en) * | 1999-02-09 | 2002-10-15 | Inst Of Microelectronics | Lead frame for an integrated circuit chip (small window) |
EP1028464B1 (en) * | 1999-02-11 | 2006-07-26 | STMicroelectronics S.r.l. | Semiconductor device with improved interconnections between the chip and the terminals, and process for its manufacture |
KR100350046B1 (ko) | 1999-04-14 | 2002-08-24 | 앰코 테크놀로지 코리아 주식회사 | 리드프레임 및 이를 이용한 방열판이 부착된 반도체패키지 |
MY133357A (en) | 1999-06-30 | 2007-11-30 | Hitachi Ltd | A semiconductor device and a method of manufacturing the same |
US6577019B1 (en) * | 2000-01-21 | 2003-06-10 | Micron Technology, Inc. | Alignment and orientation features for a semiconductor package |
TW445608B (en) * | 2000-05-19 | 2001-07-11 | Siliconware Precision Industries Co Ltd | Semiconductor package and manufacturing method thereof of lead frame without flashing |
US6853178B2 (en) * | 2000-06-19 | 2005-02-08 | Texas Instruments Incorporated | Integrated circuit leadframes patterned for measuring the accurate amplitude of changing currents |
TW488042B (en) * | 2000-11-30 | 2002-05-21 | Siliconware Precision Industries Co Ltd | Quad flat non-leaded package and its leadframe |
US7034382B2 (en) * | 2001-04-16 | 2006-04-25 | M/A-Com, Inc. | Leadframe-based chip scale package |
JP2002368156A (ja) * | 2001-06-11 | 2002-12-20 | Oki Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JP4611579B2 (ja) * | 2001-07-30 | 2011-01-12 | ルネサスエレクトロニクス株式会社 | リードフレーム、半導体装置およびその樹脂封止法 |
CN100536121C (zh) * | 2001-12-14 | 2009-09-02 | 株式会社瑞萨科技 | 半导体器件及其制造方法 |
US7122884B2 (en) * | 2002-04-16 | 2006-10-17 | Fairchild Semiconductor Corporation | Robust leaded molded packages and methods for forming the same |
US7132311B2 (en) * | 2002-07-26 | 2006-11-07 | Intel Corporation | Encapsulation of a stack of semiconductor dice |
US7135760B2 (en) * | 2002-09-30 | 2006-11-14 | St Assembly Test Services Ltd. | Moisture resistant integrated circuit leadframe package |
SG157957A1 (en) * | 2003-01-29 | 2010-01-29 | Interplex Qlp Inc | Package for integrated circuit die |
US6867481B2 (en) * | 2003-04-11 | 2005-03-15 | Fairchild Semiconductor Corporation | Lead frame structure with aperture or groove for flip chip in a leaded molded package |
JP4307362B2 (ja) | 2004-11-10 | 2009-08-05 | パナソニック株式会社 | 半導体装置、リードフレーム及びリードフレームの製造方法 |
US20060192275A1 (en) * | 2004-11-13 | 2006-08-31 | Chippac. Inc | Encapsulation method for semiconductor device having center pad |
KR100631959B1 (ko) * | 2005-09-07 | 2006-10-04 | 주식회사 하이닉스반도체 | 적층형 반도체 패키지 및 그 제조방법 |
US8536689B2 (en) * | 2005-10-03 | 2013-09-17 | Stats Chippac Ltd. | Integrated circuit package system with multi-surface die attach pad |
US20070253179A1 (en) * | 2006-04-27 | 2007-11-01 | Briggs Randall D | Method and apparatus for removing surface mount device from printed circuit board |
KR100905786B1 (ko) * | 2006-06-29 | 2009-07-02 | 주식회사 하이닉스반도체 | 반도체 소자 및 이를 갖는 반도체 패키지 |
WO2008075654A1 (ja) * | 2006-12-18 | 2008-06-26 | Shiima Electronics Inc. | リードフレーム、その製造方法及びそのリードフレームを搭載した半導体装置 |
JP4757790B2 (ja) * | 2006-12-22 | 2011-08-24 | 富士通コンポーネント株式会社 | 半導体素子の実装構造及びプリント回路基板 |
TWI369774B (en) * | 2007-05-15 | 2012-08-01 | Siliconware Precision Industries Co Ltd | Multi-chip semiconductor device having leads and method for fabricating the same |
JP2008300587A (ja) * | 2007-05-31 | 2008-12-11 | Renesas Technology Corp | 半導体装置およびその製造方法 |
JP5095460B2 (ja) * | 2008-01-17 | 2012-12-12 | シャープ株式会社 | 半導体装置および表示装置 |
JP4695672B2 (ja) * | 2008-07-18 | 2011-06-08 | パナソニック株式会社 | 半導体装置 |
JP5149854B2 (ja) | 2009-03-31 | 2013-02-20 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
EP2571052A4 (en) * | 2010-05-12 | 2017-04-19 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
TWI481001B (zh) * | 2011-09-09 | 2015-04-11 | Dawning Leading Technology Inc | 晶片封裝結構及其製造方法 |
KR102071078B1 (ko) * | 2012-12-06 | 2020-01-30 | 매그나칩 반도체 유한회사 | 멀티 칩 패키지 |
JP6081903B2 (ja) * | 2013-11-29 | 2017-02-15 | サンケン電気株式会社 | 半導体装置 |
CN104465599B (zh) * | 2014-12-19 | 2018-03-23 | 日月光封装测试(上海)有限公司 | 导线框架条及使用该导线框架条的半导体封装体 |
CN107833838B (zh) * | 2017-11-22 | 2019-10-18 | 华进半导体封装先导技术研发中心有限公司 | 一种气密性器件的高可靠性封装结构及其制造方法 |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57133655A (en) * | 1981-02-10 | 1982-08-18 | Pioneer Electronic Corp | Lead frame |
US4918511A (en) * | 1985-02-01 | 1990-04-17 | Advanced Micro Devices, Inc. | Thermal expansion compensated metal lead frame for integrated circuit package |
JPS6254048A (ja) * | 1985-09-02 | 1987-03-09 | Hitachi Metals Ltd | リ−ドフレ−ム用銅合金 |
JPH0815193B2 (ja) * | 1986-08-12 | 1996-02-14 | 新光電気工業株式会社 | 半導体装置及びこれに用いるリードフレーム |
US4884124A (en) * | 1986-08-19 | 1989-11-28 | Mitsubishi Denki Kabushiki Kaisha | Resin-encapsulated semiconductor device |
US5150193A (en) * | 1987-05-27 | 1992-09-22 | Hitachi, Ltd. | Resin-encapsulated semiconductor device having a particular mounting structure |
IT1215538B (it) * | 1987-06-03 | 1990-02-14 | Sgs Microelettronica Spa | Componente elettrico a circuito piazzola di supporto per chip per integrato. |
US4952999A (en) * | 1988-04-26 | 1990-08-28 | National Semiconductor Corporation | Method and apparatus for reducing die stress |
JPH0422162A (ja) * | 1990-05-17 | 1992-01-27 | Hitachi Ltd | リードフレームおよびそれを用いた半導体集積回路装置 |
JP2848682B2 (ja) * | 1990-06-01 | 1999-01-20 | 株式会社東芝 | 高速動作用半導体装置及びこの半導体装置に用いるフィルムキャリア |
US5397915A (en) * | 1991-02-12 | 1995-03-14 | Matsushita Electronics Corporation | Semiconductor element mounting die pad including a plurality of extending portions |
US5289032A (en) * | 1991-08-16 | 1994-02-22 | Motorola, Inc. | Tape automated bonding(tab)semiconductor device and method for making the same |
KR100552353B1 (ko) * | 1992-03-27 | 2006-06-20 | 가부시키가이샤 히타치초엘에스아이시스템즈 | 리이드프레임및그것을사용한반도체집적회로장치와그제조방법 |
US5233222A (en) * | 1992-07-27 | 1993-08-03 | Motorola, Inc. | Semiconductor device having window-frame flag with tapered edge in opening |
JP3329073B2 (ja) * | 1993-06-04 | 2002-09-30 | セイコーエプソン株式会社 | 半導体装置およびその製造方法 |
JP2767404B2 (ja) * | 1994-12-14 | 1998-06-18 | アナムインダストリアル株式会社 | 半導体パッケージのリードフレーム構造 |
JP2611748B2 (ja) * | 1995-01-25 | 1997-05-21 | 日本電気株式会社 | 樹脂封止型半導体装置 |
JPH08236683A (ja) * | 1995-02-28 | 1996-09-13 | Nec Corp | リードフレーム |
JPH1076741A (ja) * | 1996-09-03 | 1998-03-24 | Hiroshi Midori | 消印装置 |
-
1994
- 1994-09-01 JP JP20840394A patent/JPH0878605A/ja not_active Withdrawn
-
1995
- 1995-08-29 KR KR1019950027089A patent/KR960012449A/ko not_active Application Discontinuation
- 1995-08-31 CN CN95116994A patent/CN1123469A/zh active Pending
-
1997
- 1997-04-30 US US08/841,329 patent/US5874773A/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100387088B1 (ko) * | 2000-06-12 | 2003-06-11 | 이강희 | 주변온도에 따라 변색되는 합성수지 성형품 및 이의제조방법 |
Also Published As
Publication number | Publication date |
---|---|
CN1123469A (zh) | 1996-05-29 |
JPH0878605A (ja) | 1996-03-22 |
US5874773A (en) | 1999-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960012449A (ko) | 반도체장치 | |
US4943843A (en) | Semiconductor device | |
US5753969A (en) | Resin sealed semiconductor device including a die pad uniformly having heat conducting paths and circulating holes for fluid resin | |
EP0554742B1 (en) | Lead-on-chip semiconductor device | |
US5175612A (en) | Heat sink for semiconductor device assembly | |
US4684975A (en) | Molded semiconductor package having improved heat dissipation | |
KR930022534A (ko) | 열 강화 반도체 장치 및 그 제조 방법 | |
US6271581B2 (en) | Semiconductor package structure having universal lead frame and heat sink | |
KR960705357A (ko) | 반도체 장치 | |
KR930020649A (ko) | 리이드프레임 및 그것을 사용한 반도체집적회로장치와 그 제조방법 | |
US6249433B1 (en) | Heat-dissipating device for integrated circuit package | |
US5442232A (en) | Thin semiconductor package having many pins and likely to dissipate heat | |
KR960019621A (ko) | 수지 봉합형 반도체장치의 구조 | |
JPH0546098B2 (ko) | ||
JPH03174749A (ja) | 半導体装置 | |
EP0405330A2 (en) | Flagless leadframe, package and method | |
JPH10256432A (ja) | 樹脂封止型半導体パッケージ | |
KR0167281B1 (ko) | 비엘피 패키지 | |
KR940008060A (ko) | 반도체 집적회로 장치 | |
KR0179808B1 (ko) | 비엘피 패키지 | |
KR100216843B1 (ko) | 리드프레임의 구조 및 이를 이용한 반도체 패키지 | |
JPH01282846A (ja) | 混成集積回路 | |
JPH0739237Y2 (ja) | 半導体装置 | |
KR940011379B1 (ko) | 반도체장치의 제조방법 | |
KR950002001A (ko) | 반도체 패키지 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |