KR940010400A - 캐패시터의 저장전극 제조방법 - Google Patents

캐패시터의 저장전극 제조방법 Download PDF

Info

Publication number
KR940010400A
KR940010400A KR1019920019351A KR920019351A KR940010400A KR 940010400 A KR940010400 A KR 940010400A KR 1019920019351 A KR1019920019351 A KR 1019920019351A KR 920019351 A KR920019351 A KR 920019351A KR 940010400 A KR940010400 A KR 940010400A
Authority
KR
South Korea
Prior art keywords
storage electrode
conductive layer
insulating layer
exposed
layer
Prior art date
Application number
KR1019920019351A
Other languages
English (en)
Other versions
KR960005246B1 (ko
Inventor
박영진
전하응
우상호
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019920019351A priority Critical patent/KR960005246B1/ko
Priority to JP5262471A priority patent/JP2515084B2/ja
Priority to US08/138,204 priority patent/US5405799A/en
Publication of KR940010400A publication Critical patent/KR940010400A/ko
Priority to US08/380,654 priority patent/US5561310A/en
Application granted granted Critical
Publication of KR960005246B1 publication Critical patent/KR960005246B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/60—Electrodes
    • H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/84—Electrodes with an enlarged surface, e.g. formed by texturisation being a rough surface, e.g. using hemispherical grains
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • H10B12/318—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor the storage electrode having multiple segments

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Inorganic Chemistry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Semiconductor Memories (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Weting (AREA)

Abstract

본발명은 고집적반도체 소자의 DRAM셀에 적용되는 캐패시터의 저장전극 제조방법에 관한 것으로. 종래의 터널형태의 저장전극 보다 표면적을 증대시키기 위하여 터널형태의 저장전극 내부에 기둥 및 벽을 다수개 형성하는 방법이다.

Description

캐패시터의 저장전극 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도 내지 제6도는 본발명에 의해 저장전극을 제조하는 공정단계를 도시한 단면도.
제4A도는 제4도의 요철표면구조를 갖는 폴리실리콘층의 평면도.

Claims (2)

  1. DRAM 셀의 저장전극 제조방법에 있어서, 제1절연층에 형성된 콘택홀을 통하여 트랜지스터 드레인 확산영역에 접속된 저장전극용 제1도전층을 제1절연층 상부면에 증착하는 단계와, 상기 저장전극용 제1도전층 상부에 예정된 두께의 제2절연층을 형성한 다음, 제2전연층 표면의 일정부분이 노출되도록 요철표면구조를 가지는 폴리실리콘을 증착하는 단계와, 노출된 제1절연층을 건식식각하되 저장전극용 제1도전층이 노출되기 까지 식각하여 제2절연층 패턴을 형성하는 단계와, 전제구조 상부에 저장전극황 제2도전층을 증착하되 저장전장용 제1도전층과 접속되고 상부면이 평탄한 저장전극용 제2도전층을 형성하는 단계와, 저장전극용 제2도전층 상부에 저장전극 마스크용 감광막 패턴을 형성한후. 제2절연층 패턴이 노출되기까지 노출된 저장전극용 제2도전층을 건식식각하는 단계와, 제2절연층 패턴을 습식식각으로 완전히 제거한후, 상기 감광막 패턴을 마스크로 하여 남아있는 저장전극용 제2도전층과 그 하부의 저장전극층 제1도전층을 건식식각하여 저장전극온 형성하는 단계로 이루어져 저장전극 내부에 기둥 및 벽이 형성됨으로써 저장전극의 표면적을 극대화시키는 것을 특징으로 하는 캐패시터의 저장전극 제조방법.
  2. 제1항에 있어서, 상기 요철표면구조를 가지는 폴리실리콘을 증착한후 제2절연층의 표면이 많이 노출되도록 폴리실리콘의 일정두께를 에치백하는 공정을 포함하는 것을 특징으로 하는 케패시터의 저장전극 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019920019351A 1992-10-21 1992-10-21 캐패시터의 저장전극 제조방법 KR960005246B1 (ko)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1019920019351A KR960005246B1 (ko) 1992-10-21 1992-10-21 캐패시터의 저장전극 제조방법
JP5262471A JP2515084B2 (ja) 1992-10-21 1993-10-20 ダイナミック ランダム アクセス メモリ セルの貯蔵電極及びその製造方法
US08/138,204 US5405799A (en) 1992-10-21 1993-10-20 Method of making a storage electrode of DRAM cell
US08/380,654 US5561310A (en) 1992-10-21 1995-01-30 Storage electrode of DRAM cell

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920019351A KR960005246B1 (ko) 1992-10-21 1992-10-21 캐패시터의 저장전극 제조방법

Publications (2)

Publication Number Publication Date
KR940010400A true KR940010400A (ko) 1994-05-26
KR960005246B1 KR960005246B1 (ko) 1996-04-23

Family

ID=19341501

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920019351A KR960005246B1 (ko) 1992-10-21 1992-10-21 캐패시터의 저장전극 제조방법

Country Status (3)

Country Link
US (2) US5405799A (ko)
JP (1) JP2515084B2 (ko)
KR (1) KR960005246B1 (ko)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5814526A (en) * 1996-06-14 1998-09-29 Vanguard International Semiconductor Corporation Method of forming a DRAM stacked capacitor with a two step ladder storage node
TW312831B (en) 1996-08-16 1997-08-11 United Microelectronics Corp Manufacturing method of semiconductor memory device with capacitor(3)
TW312829B (en) * 1996-08-16 1997-08-11 United Microelectronics Corp Semiconductor memory device with capacitor(6)
US5739060A (en) * 1996-08-16 1998-04-14 United Microelecrtronics Corporation Method of fabricating a capacitor structure for a semiconductor memory device
TW306064B (en) * 1996-08-16 1997-05-21 United Microelectronics Corp Semiconductor memory device with capacitor (part 6)
TW297948B (en) * 1996-08-16 1997-02-11 United Microelectronics Corp Memory cell structure of DRAM
TW308729B (en) * 1996-08-16 1997-06-21 United Microelectronics Corp Semiconductor memory device with capacitor (3)
TW351846B (en) * 1996-08-16 1999-02-01 United Microelectronics Corp Method for fabricating memory cell for DRAM
US5744833A (en) * 1996-08-16 1998-04-28 United Microelectronics Corporation Semiconductor memory device having tree-type capacitor
TW427012B (en) * 1996-08-16 2001-03-21 United Microelectronics Corp The manufacturing method of double-combined capacitor DRAM cells
US5796138A (en) * 1996-08-16 1998-08-18 United Microelectronics Corporation Semiconductor memory device having a tree type capacitor
TW306036B (en) * 1996-08-16 1997-05-21 United Microelectronics Corp Semiconductor memory device with capacitor (part 2)
TW312828B (en) * 1996-08-16 1997-08-11 United Microelectronics Corp Manufacturing method of semiconductor memory device with capacitor(5)
TW304290B (en) * 1996-08-16 1997-05-01 United Microelectronics Corp The manufacturing method for semiconductor memory device with capacitor
TW302524B (en) * 1996-08-16 1997-04-11 United Microelectronics Corp Memory cell structure of dynamic random access memory and manufacturing method thereof
TW304288B (en) * 1996-08-16 1997-05-01 United Microelectronics Corp Manufacturing method of semiconductor memory device with capacitor
US5759890A (en) * 1996-08-16 1998-06-02 United Microelectronics Corporation Method for fabricating a tree-type capacitor structure for a semiconductor memory device
TW366592B (en) * 1996-08-16 1999-08-11 United Microelectronics Corp DRAM memory and the manufacturing method for the memory cells
TW308727B (en) * 1996-08-16 1997-06-21 United Microelectronics Corp Semiconductor memory device with capacitor (4)
GB2322964B (en) * 1997-03-07 2001-10-17 United Microelectronics Corp Polysilicon CMP process for high-density DRAM cell structures
US6066539A (en) 1997-04-11 2000-05-23 Micron Technology, Inc. Honeycomb capacitor and method of fabrication
DE19728474A1 (de) * 1997-07-03 1999-01-07 Siemens Ag Elektrodenanordnung
TW399322B (en) * 1997-08-22 2000-07-21 Tsmc Acer Semiconductor Mfg Co The process and the structure of DRAM of mushroom shaped capacitor
US5869368A (en) * 1997-09-22 1999-02-09 Yew; Tri-Rung Method to increase capacitance
KR100268421B1 (ko) * 1998-04-18 2000-10-16 윤종용 커패시터 및 그의 제조 방법
JP3367460B2 (ja) * 1999-04-09 2003-01-14 日本電気株式会社 半導体装置の製造方法およびこれに用いるフォトマスク
US6515325B1 (en) 2002-03-06 2003-02-04 Micron Technology, Inc. Nanotube semiconductor devices and methods for making the same
US20040083876A1 (en) * 2002-11-06 2004-05-06 Maegli Jack William Multiple diameter tube wind chime or tubular bell comprised of tubes singularly air resonant tuned for maximum expression of primary frequency
DE10324081B4 (de) * 2003-05-27 2005-11-17 Infineon Technologies Ag Speichervorrichtung zur Speicherung elektrischer Ladung und Verfahren zur Herstellung derselben
US7045851B2 (en) * 2003-06-20 2006-05-16 International Business Machines Corporation Nonvolatile memory device using semiconductor nanocrystals and method of forming same
US7271058B2 (en) * 2005-01-20 2007-09-18 Infineon Technologies Ag Storage capacitor and method of manufacturing a storage capacitor
KR100754126B1 (ko) * 2005-11-23 2007-08-30 삼성에스디아이 주식회사 액정표시장치 어레이 기판 및 그 제조방법
JP2009535835A (ja) * 2006-05-02 2009-10-01 エヌエックスピー ビー ヴィ 改良された電極を備える電気デバイス
US8685828B2 (en) 2011-01-14 2014-04-01 Infineon Technologies Ag Method of forming a capacitor
US8318575B2 (en) 2011-02-07 2012-11-27 Infineon Technologies Ag Compressive polycrystalline silicon film and method of manufacture thereof
TWI711165B (zh) 2014-11-21 2020-11-21 日商半導體能源研究所股份有限公司 半導體裝置及電子裝置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02129956A (ja) * 1988-11-09 1990-05-18 Oki Electric Ind Co Ltd 半導体メモリ素子の製造方法
JPH03104273A (ja) * 1989-09-19 1991-05-01 Mitsubishi Electric Corp 半導体記憶装置およびその製造方法
KR930008580B1 (ko) * 1990-06-22 1993-09-09 현대전자산업 주식회사 표면적이 극대화된 실리콘층 및 그 제조방법
KR930006730B1 (ko) * 1991-03-20 1993-07-23 삼성전자 주식회사 고집적 반도체 메모리장치의 커패시터 제조방법
US5256587A (en) * 1991-03-20 1993-10-26 Goldstar Electron Co., Ltd. Methods of patterning and manufacturing semiconductor devices
US5204280A (en) * 1992-04-09 1993-04-20 International Business Machines Corporation Process for fabricating multiple pillars inside a dram trench for increased capacitor surface
US5254503A (en) * 1992-06-02 1993-10-19 International Business Machines Corporation Process of making and using micro mask

Also Published As

Publication number Publication date
JPH06216340A (ja) 1994-08-05
US5561310A (en) 1996-10-01
KR960005246B1 (ko) 1996-04-23
JP2515084B2 (ja) 1996-07-10
US5405799A (en) 1995-04-11

Similar Documents

Publication Publication Date Title
KR940010400A (ko) 캐패시터의 저장전극 제조방법
KR930018659A (ko) 고집적 소자용 미세 콘택 형성방법
KR970063730A (ko) 강유전체 메로리 장치 및 그 제조 방법
KR980005912A (ko) 반도체 장치의 금속콘택구조 및 그 제조방법
KR940016828A (ko) 반도체 소자의 캐패시터 제조방법
KR100232161B1 (ko) 반도체 메모리장치 제조방법
KR100236072B1 (ko) 반도체 소자의 커패시터 구조 및 제조방법
KR950034730A (ko) 반도체 메모리 장치에서의 캐패시터 제조 방법
KR970053946A (ko) 반도체 메모리장치 및 그 제조방법
KR20000040328A (ko) 스토리지 전극 형성 방법
KR960026847A (ko) 반도체 소자의 캐패시터 제조방법
KR940022855A (ko) 반도체 메모리 셀의 캐패시터 제조방법
KR950021618A (ko) 실린더형 캐패시터의 제조방법
KR970003967A (ko) 반도체 소자의 캐패시터 제조 방법
KR950034630A (ko) 반도체소자의 저장전극 형성방법
KR970013348A (ko) 반도체장치의 커패시터 제조방법
KR950021548A (ko) 반도체 메모리장치의 커패시터 및 이의 제조방법
KR980006321A (ko) 디램 소자의 캐패시터 형성방법
KR970013355A (ko) 반도체장치의 커패시터 제조방법
KR970013353A (ko) 반도체소자의 캐패시터 형성방법
KR960026842A (ko) 반도체소자의 캐패시터 제조방법
KR950015783A (ko) 반도체 메모리장치 및 그 제조방법
KR970072416A (ko) 반도체 기억장치의 셀 커패시터 제조방법
KR920010836A (ko) 반도체 소자의 콘택 제조방법
KR970053888A (ko) 캐패시터의 전하 저장 전극 형성 방법

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20060320

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee