KR910003940A - 반도체집적회로 - Google Patents

반도체집적회로 Download PDF

Info

Publication number
KR910003940A
KR910003940A KR1019900011308A KR900011308A KR910003940A KR 910003940 A KR910003940 A KR 910003940A KR 1019900011308 A KR1019900011308 A KR 1019900011308A KR 900011308 A KR900011308 A KR 900011308A KR 910003940 A KR910003940 A KR 910003940A
Authority
KR
South Korea
Prior art keywords
mos transistor
integrated circuit
semiconductor integrated
channel
driving
Prior art date
Application number
KR1019900011308A
Other languages
English (en)
Other versions
KR930003926B1 (ko
Inventor
히데오 가토
히로토 니카이
신이치 기구치
히로시 이와하시
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
다케다이 마사다카
도시바 마이크로 일렉트로닉스 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바, 다케다이 마사다카, 도시바 마이크로 일렉트로닉스 가부시키가이샤 filed Critical 아오이 죠이치
Publication of KR910003940A publication Critical patent/KR910003940A/ko
Application granted granted Critical
Publication of KR930003926B1 publication Critical patent/KR930003926B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
    • H03K19/00384—Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

내용 없음.

Description

반도체집적회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 따른 반도체집적회로의 1실시예를 나타내는 회로도,
제2도는 본 발명의 다른 실시예를 나타내는 회로도,
제3도는 본 발명에 따른 또 다른 실시예를 나타내는 회로도.

Claims (6)

  1. 외부신호입력단자에 게이트전극이 접속된 N채널형 제1구동용 MOS트랜지스터 (N2')를 입력회로의 일부로서 갖춘 반도체집적회로에 있어서, 상기 제1구동용 MOS트랜지스터(N2')의 임계전압이 해당 직접회로의 다른 내부회로를 구성하는 제2구동용 N채널 MOS트랜지스터(N1,N3)의 임계전압보다도 낮게 설정된 것을 특징으로 하는 반도체집적회로.
  2. 제1항에 있어서, 상기 제1구동용MOS트랜지스터(N2')의 임계전압이 거의 OV이하로 설정된 것을 특징으로 하는 반도체집적회로.
  3. 제1항 또는 제2항에 있어서, 상기 입력회로에는 P채널형 제1MOS트랜지스터 (P2)가 더 구비되고, 상기 제1구동용 MOS트랜지스터(N2)의 게이트전극과 상기 P채널형 제1MOS트랜지스터(P2)의 게이트 전극이 공통 접속된 실질적인 반전회로가 상기 제1구동용 MOS트랜지스터와 상기 P채널형 제1MOS트랜지스터로 구성된 것을 특징으로 하는 반도체집적회로
  4. 제1항 또는 제2항에 있어서, 상기 제1구동용 MOS트랜지스터(N2')의 부하로서 게이트와 소오스가 공통 접속된 디플리이선형 MOS트랜지스터(P2')가 더 구비된 것을 특징으로 하는 반도체집적회로.
  5. 제3항에 있어서, 상기 제1구동용 MOS트랜지스터와 상기 P채널형 제1MOS트랜지스터가 노아 게이트의 일부를 구성하도록 된 것을 특징으로 하는 반도체집적회로.
  6. 제3항에 있어서, 상기 제1구동용 MOS트랜지스터와 상기 P채널형 제1MOS트랜지스터가 낸드게이트의 일부를 구성하도록 된 것을 특징으로 하는 반도체집적회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019900011308A 1989-07-28 1990-07-25 반도체집적회로 KR930003926B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP1195951A JPH07114359B2 (ja) 1989-07-28 1989-07-28 半導体集積回路
JP89-195951 1989-07-28
JP01-195951 1989-07-28

Publications (2)

Publication Number Publication Date
KR910003940A true KR910003940A (ko) 1991-02-28
KR930003926B1 KR930003926B1 (ko) 1993-05-15

Family

ID=16349690

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900011308A KR930003926B1 (ko) 1989-07-28 1990-07-25 반도체집적회로

Country Status (5)

Country Link
US (1) US5073726A (ko)
EP (1) EP0410473B1 (ko)
JP (1) JPH07114359B2 (ko)
KR (1) KR930003926B1 (ko)
DE (1) DE69023565T2 (ko)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04120817A (ja) * 1990-09-11 1992-04-21 Mitsubishi Electric Corp Ｌｓｉ回路の出力バッファ回路
US5200921A (en) * 1990-09-20 1993-04-06 Fujitsu Limited Semiconductor integrated circuit including P-channel MOS transistors having different threshold voltages
JP2758259B2 (ja) * 1990-09-27 1998-05-28 株式会社東芝 バッファ回路
JPH04281294A (ja) * 1991-03-11 1992-10-06 Matsushita Electric Ind Co Ltd 駆動回路
US5602496A (en) * 1992-06-17 1997-02-11 Advanced Micro Devices, Inc. Input buffer circuit including an input level translator with sleep function
US5331228A (en) * 1992-07-31 1994-07-19 Sgs-Thomson Microelectronics, Inc. Output driver circuit
KR940010674B1 (ko) * 1992-10-29 1994-10-24 삼성전자 주식회사 입력 버퍼
US5430393A (en) * 1993-05-10 1995-07-04 Motorola, Inc. Integrated circuit with a low-power mode and clock amplifier circuit for same
US5514979A (en) * 1994-11-28 1996-05-07 Unisys Corporation Methods and apparatus for dynamically reducing ringing of driver output signal
US5554942A (en) * 1995-03-13 1996-09-10 Motorola Inc. Integrated circuit memory having a power supply independent input buffer
GB2304244B (en) * 1995-08-10 2000-01-26 Advanced Risc Mach Ltd Data processing system signal receiving buffers
US5650733A (en) * 1995-10-24 1997-07-22 International Business Machines Corporation Dynamic CMOS circuits with noise immunity
JPH09321603A (ja) * 1996-05-28 1997-12-12 Oki Electric Ind Co Ltd 多電源半導体集積回路
US5781034A (en) * 1996-07-11 1998-07-14 Cypress Semiconductor Corporation Reduced output swing with p-channel pullup diode connected
US6137313A (en) * 1997-06-20 2000-10-24 Altera Corporation Resistive pull-up device for I/O pin
JPH11145397A (ja) * 1997-11-11 1999-05-28 Mitsubishi Electric Corp 半導体集積回路装置
US5942917A (en) * 1997-12-29 1999-08-24 Intel Corporation High speed ratioed CMOS logic structures for a pulsed input environment
US6225819B1 (en) 1998-03-17 2001-05-01 Cypress Semiconductor Corp. Transmission line impedance matching output buffer
US6163169A (en) * 1998-08-13 2000-12-19 International Business Machines Corporation CMOS tri-state control circuit for a bidirectional I/O with slew rate control
US6549038B1 (en) * 2000-09-14 2003-04-15 University Of Washington Method of high-performance CMOS design
US6384621B1 (en) 2001-02-22 2002-05-07 Cypress Semiconductor Corp. Programmable transmission line impedance matching circuit
DE10158112C1 (de) * 2001-11-27 2003-06-26 Texas Instruments Deutschland Ausgangstreiberschaltung
JP3902598B2 (ja) * 2004-02-19 2007-04-11 エルピーダメモリ株式会社 半導体回路装置
US7888962B1 (en) 2004-07-07 2011-02-15 Cypress Semiconductor Corporation Impedance matching circuit
JP2006303003A (ja) * 2005-04-18 2006-11-02 Toshiba Corp プリント基板、および情報処理装置
US8036846B1 (en) 2005-10-20 2011-10-11 Cypress Semiconductor Corporation Variable impedance sense architecture and method
JP4690861B2 (ja) * 2005-11-04 2011-06-01 新光電気工業株式会社 半導体モジュール及び半導体モジュール用放熱板
JP4680816B2 (ja) * 2006-03-31 2011-05-11 三菱電機株式会社 半導体装置
JP4799296B2 (ja) * 2006-06-30 2011-10-26 株式会社東芝 電子機器
US7724036B2 (en) * 2007-09-06 2010-05-25 Ashutosh Das Clock guided logic with reduced switching
US11539363B2 (en) * 2020-06-10 2022-12-27 Seiko Epson Corporation Circuit device, oscillator, electronic apparatus, and vehicle
IL311226A (en) * 2021-09-13 2024-05-01 Neologic Ltd Implementation of logic gates with overflow tolerance

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4250406A (en) * 1978-12-21 1981-02-10 Motorola, Inc. Single clock CMOS logic circuit with selected threshold voltages
JPS5717223A (en) * 1981-06-01 1982-01-28 Toshiba Corp Semiconductor integrated circuit
JPS5949020A (ja) * 1982-09-13 1984-03-21 Toshiba Corp 論理回路
US4525640A (en) * 1983-03-31 1985-06-25 Ibm Corporation High performance and gate having an "natural" or zero threshold transistor for providing a faster rise time for the output
US4584491A (en) * 1984-01-12 1986-04-22 Motorola, Inc. TTL to CMOS input buffer circuit for minimizing power consumption
US4682055A (en) * 1986-03-17 1987-07-21 Rca Corporation CFET inverter having equal output signal rise and fall times by adjustment of the pull-up and pull-down transconductances
JP2573320B2 (ja) * 1988-07-11 1997-01-22 株式会社東芝 出力バッファ回路

Also Published As

Publication number Publication date
US5073726A (en) 1991-12-17
EP0410473B1 (en) 1995-11-15
KR930003926B1 (ko) 1993-05-15
DE69023565D1 (de) 1995-12-21
JPH07114359B2 (ja) 1995-12-06
EP0410473A3 (en) 1991-07-31
DE69023565T2 (de) 1996-05-02
EP0410473A2 (en) 1991-01-30
JPH0360218A (ja) 1991-03-15

Similar Documents

Publication Publication Date Title
KR910003940A (ko) 반도체집적회로
KR900002328A (ko) 감지회로
KR870011616A (ko) 센스 앰프
KR910019343A (ko) 입력회로
KR870007509A (ko) 집적회로에서의 버퍼회로
KR920019090A (ko) 레벨 인버터회로
KR880001111A (ko) 반도체 집적회로
KR900002558A (ko) 출력회로
KR910002127A (ko) 전원절환회로
KR910008863A (ko) 반도체 집적회로
KR840008091A (ko) Mos트랜지스터 증폭기
KR880002325A (ko) Cmost 입력 버퍼
KR880006850A (ko) 3스테이트 부설 상보형 mos집적회로
KR940004833A (ko) 씨엠오에스(cmos)회로의 래치업 저감출력 드라이버 및 래치업 저감방법
KR920022298A (ko) 레벨 변환 출력 회로
KR920010907A (ko) 자유 전하 회로
KR970019085A (ko) Cmos 인버터(cmos inverter)
KR950015749A (ko) 반도체메모리장치의 전원 지연회로
KR910017424A (ko) 반도체 집적회로 장치의 메모리셀 회로
KR930014570A (ko) 출력버퍼회로
KR940005872Y1 (ko) 출력버퍼
KR920015552A (ko) 동기식 ecl-cmos 트랜슬레이터
KR920001841A (ko) 파워 온 리셋트 회로
KR900002538A (ko) 잡음제거회로
KR900001101A (ko) Cmos 인버터 회로

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20100428

Year of fee payment: 18

EXPY Expiration of term