KR900007094A - 성형 반도체 팩케지 - Google Patents

성형 반도체 팩케지 Download PDF

Info

Publication number
KR900007094A
KR900007094A KR1019890015174A KR890015174A KR900007094A KR 900007094 A KR900007094 A KR 900007094A KR 1019890015174 A KR1019890015174 A KR 1019890015174A KR 890015174 A KR890015174 A KR 890015174A KR 900007094 A KR900007094 A KR 900007094A
Authority
KR
South Korea
Prior art keywords
semiconductor
semiconductor die
die
flagless
lead frame
Prior art date
Application number
KR1019890015174A
Other languages
English (en)
Other versions
KR100194848B1 (ko
Inventor
아놀드 레스크 이스라엘
웨인 하킨스 죠지
이.토마스 로날드
레즐리 헌터 윌리암
비.맥섀인 마이클
Original Assignee
빈센트 죠셉.로너
모토로라 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 빈센트 죠셉.로너, 모토로라 인코포레이티드 filed Critical 빈센트 죠셉.로너
Publication of KR900007094A publication Critical patent/KR900007094A/ko
Application granted granted Critical
Publication of KR100194848B1 publication Critical patent/KR100194848B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49568Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334Auxiliary members in encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12044OLED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

내용 없음

Description

성형 반도체 팩케지
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1 도는 본 발명의 제 1 실시예에 대한 확대 평면도.
제 2 도는 제 1 도 도면에서 2-2선을 취하여 절단한면을 도시한 확대 단면도.
제 3 도는 본 발명의 제 2 실시예의 확대 평면도.

Claims (3)

  1. 플래그 없는 리드프레임을 갖는 성형 반도체 팩케지에 있어서, 제 1 면, 제 2 면 및 여러개의 변과 모서리를 갖는 반도체다이와 ; 다이 개구와, 상기 반도체 다이에 선별적인 방식으로 접속된 리드를 가지며, 상기 반도체 다이에 물리적으로 접속된 플래그 없는 리드프레임과; 상기 반도체 다이와, 돌출한 상기 리드를 제외한 리드프레임 근방에 고정된 봉입체를 구비한 것을 특징으로하는 성형 반도체 팩케지.
  2. 플래그 없는 리드프레임을 갖는 대칭적 성형 반도체에 있어서, 제 1 면, 제 2 면 및 여러개의 변과 모서리를 갖는 반도체 다이와, 리드와 다이 개구를 갖고, 상기 반도체 다이에 고정 접속되며, 또한 상기 반도체 다이와 동일 평면상에 있으며 선택적인 방식으로 상기 반도체 다이와 전기적으로 접속된 플래그 없는 리드 프레임과 ; 상기 반도체 다이와 돌출한 리드를 제외한 리드프레임 근방에 놓인 봉입체를 구비한 것을 특징으로 하는 대칭적 성형 반도체 팩케지.
  3. 플래그 없는 리드프레임을 갖는 성형 반도체 팩케지에 있어서, 제 1 면, 제 2 면 및 여러개의 변과 모서리를 갖는 반도체 다이와 ; 리드와, 상기 반도체 다이보다 작은 다이 개구를 갖는 플래그 없는 리드프레임을 가지며, 상기 반도체의 제 2 면은 상기 다이 개구위에서 상기 프레임과 접속되며, 상기 반도체 다이와, 돌출한 리드를 제외한 리드프레임 근방에 고정된 봉입체를 구비한 것을 특징으로하는 성형 반도체 팩케지.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890015174A 1988-10-24 1989-10-23 성형 반도체 팩케지 KR100194848B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/261,439 US4924291A (en) 1988-10-24 1988-10-24 Flagless semiconductor package
US261,439 1988-10-24

Publications (2)

Publication Number Publication Date
KR900007094A true KR900007094A (ko) 1990-05-09
KR100194848B1 KR100194848B1 (ko) 1999-06-15

Family

ID=22993303

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890015174A KR100194848B1 (ko) 1988-10-24 1989-10-23 성형 반도체 팩케지

Country Status (7)

Country Link
US (1) US4924291A (ko)
EP (1) EP0366386B1 (ko)
JP (1) JP2756597B2 (ko)
KR (1) KR100194848B1 (ko)
DE (1) DE68926652T2 (ko)
HK (1) HK1003814A1 (ko)
SG (1) SG47798A1 (ko)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2890662B2 (ja) * 1990-04-25 1999-05-17 ソニー株式会社 樹脂封止型半導体装置の製造方法とそれに用いるリードフレーム
DE4021871C2 (de) * 1990-07-09 1994-07-28 Lsi Logic Products Gmbh Hochintegriertes elektronisches Bauteil
US5140404A (en) * 1990-10-24 1992-08-18 Micron Technology, Inc. Semiconductor device manufactured by a method for attaching a semiconductor die to a leadframe using a thermoplastic covered carrier tape
US5177032A (en) * 1990-10-24 1993-01-05 Micron Technology, Inc. Method for attaching a semiconductor die to a leadframe using a thermoplastic covered carrier tape
US5214846A (en) * 1991-04-24 1993-06-01 Sony Corporation Packaging of semiconductor chips
US5278442A (en) * 1991-07-15 1994-01-11 Prinz Fritz B Electronic packages and smart structures formed by thermal spray deposition
US5307519A (en) * 1992-03-02 1994-04-26 Motorola, Inc. Circuit with built-in heat sink
EP0566872A3 (en) * 1992-04-21 1994-05-11 Motorola Inc A thermally enhanced semiconductor device and method for making the same
US5233222A (en) * 1992-07-27 1993-08-03 Motorola, Inc. Semiconductor device having window-frame flag with tapered edge in opening
DE4231705C2 (de) * 1992-09-22 1998-04-30 Siemens Ag Halbleitervorrichtung mit einem Systemträger und einem damit verbundenen Halbleiterchip sowie Verfahren zu deren Herstellung
TW276357B (ko) * 1993-03-22 1996-05-21 Motorola Inc
US5327008A (en) * 1993-03-22 1994-07-05 Motorola Inc. Semiconductor device having universal low-stress die support and method for making the same
US5506445A (en) * 1994-06-24 1996-04-09 Hewlett-Packard Company Optical transceiver module
US5714792A (en) * 1994-09-30 1998-02-03 Motorola, Inc. Semiconductor device having a reduced die support area and method for making the same
US5683944A (en) * 1995-09-01 1997-11-04 Motorola, Inc. Method of fabricating a thermally enhanced lead frame
DE19717780A1 (de) * 1996-05-01 1997-11-13 Nat Semiconductor Corp Leiterrahmen für eine Halbleiterkomponente
US6201186B1 (en) 1998-06-29 2001-03-13 Motorola, Inc. Electronic component assembly and method of making the same
SG92624A1 (en) 1999-02-09 2002-11-19 Inst Of Microelectronics Lead frame for an integrated circuit chip (integrated circuit peripheral support)
SG91808A1 (en) 1999-02-09 2002-10-15 Inst Of Microelectronics Lead frame for an integrated circuit chip (small window)
JP4349541B2 (ja) 2000-05-09 2009-10-21 大日本印刷株式会社 樹脂封止型半導体装置用フレーム
US6480385B2 (en) * 2000-09-13 2002-11-12 Intel Corporation Electronic assembly and cooling thereof
US6465890B1 (en) * 2000-11-28 2002-10-15 National Semiconductor Corporation Integrated circuit package having offset segmentation of package power and/or ground planes and methods for reducing delamination in integrated circuit packages
EP1473763A1 (en) * 2003-04-30 2004-11-03 STMicroelectronics S.r.l. Manufacturing method of a lead frame for power semiconductor electronic devices, separating the leads and downsetting the die pad in one step
US7012324B2 (en) * 2003-09-12 2006-03-14 Freescale Semiconductor, Inc. Lead frame with flag support structure
US8106487B2 (en) 2008-12-23 2012-01-31 Pratt & Whitney Rocketdyne, Inc. Semiconductor device having an inorganic coating layer applied over a junction termination extension

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3902148A (en) * 1970-11-27 1975-08-26 Signetics Corp Semiconductor lead structure and assembly and method for fabricating same
US3716761A (en) * 1972-05-03 1973-02-13 Microsystems Int Ltd Universal interconnection structure for microelectronic devices
DE2814477A1 (de) * 1978-04-04 1979-10-18 Siemens Ag Halbleiterbauelement
FR2456390A1 (fr) * 1979-05-11 1980-12-05 Thomson Csf Grille d'encapsulation, microboitier de circuit electronique utilisant cette grille et procede d'encapsulation de circuit electronique en microboitier
JPS57207356A (en) * 1981-06-15 1982-12-20 Fujitsu Ltd Semiconductor device
US4466183A (en) * 1982-05-03 1984-08-21 National Semiconductor Corporation Integrated circuit packaging process
JPS59181025A (ja) * 1983-03-31 1984-10-15 Toshiba Corp 半導体装置
JPS59207645A (ja) * 1983-05-11 1984-11-24 Toshiba Corp 半導体装置およびリ−ドフレ−ム
US4489465A (en) * 1983-05-27 1984-12-25 Jack Lemkin Security fastener
US4595945A (en) * 1983-10-21 1986-06-17 At&T Bell Laboratories Plastic package with lead frame crossunder
US4680613A (en) * 1983-12-01 1987-07-14 Fairchild Semiconductor Corporation Low impedance package for integrated circuit die
US4612564A (en) * 1984-06-04 1986-09-16 At&T Bell Laboratories Plastic integrated circuit package
CA1238119A (en) * 1985-04-18 1988-06-14 Douglas W. Phelps, Jr. Packaged semiconductor chip
US4774635A (en) * 1986-05-27 1988-09-27 American Telephone And Telegraph Company At&T Bell Laboratories Semiconductor package with high density I/O lead connection
JPS6382950U (ko) * 1986-11-17 1988-05-31
JPS63240055A (ja) * 1987-03-27 1988-10-05 Nec Corp 半導体装置

Also Published As

Publication number Publication date
EP0366386A3 (en) 1991-02-06
JPH02130865A (ja) 1990-05-18
SG47798A1 (en) 1998-04-17
DE68926652D1 (de) 1996-07-18
HK1003814A1 (en) 1998-11-06
EP0366386A2 (en) 1990-05-02
JP2756597B2 (ja) 1998-05-25
DE68926652T2 (de) 1997-01-02
KR100194848B1 (ko) 1999-06-15
US4924291A (en) 1990-05-08
EP0366386B1 (en) 1996-06-12

Similar Documents

Publication Publication Date Title
KR900007094A (ko) 성형 반도체 팩케지
KR960009136A (ko) 반도체 패키지 및 그 제조방법
KR970053752A (ko) 엘.오.씨(LOC:Lead On Chip) 패키지 및 그 제조방법
KR890012380A (ko) 전자 소자 패키지 및 제조방법
KR900019207A (ko) 수지밀봉형 반도체장치
KR880011910A (ko) 수지봉합형 집적회로장치
KR890017802A (ko) 반도체 장치용 리드프레임
KR890007410A (ko) 반도체 장치
KR880011939A (ko) 반도체 레이저의 조립방법
KR910020866A (ko) 반도체 장치
KR910001956A (ko) 반도체장치
KR910007094A (ko) 수지밀봉형 반도체장치
KR920015525A (ko) 반도체장치
KR920015521A (ko) 반도체 장치 및 그 제조 방법
KR910017608A (ko) 수지밀봉형 반도체장치
KR890003022A (ko) 반도체 장치
KR930011198A (ko) 반도체 패키지
KR900007093A (ko) 반도체 방열판 및 엔캡슐레이팅 방법과 리드프레임
KR910010686A (ko) 수지밀봉형 반도체장치
KR970008537A (ko) 연장된 리드를 갖는 리드 온 칩용 리드프레임
KR920010862A (ko) 반도체 장치 및 이것에 사용되는 리드프레임
KR950025970A (ko) 반도체 패키지용 리드 프레임
JPS63300543A (ja) 樹脂封止型半導体装置
KR920013689A (ko) 반도체 장치의 리이드 프레임
KR950021290A (ko) 반도체 패키지

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application
J201 Request for trial against refusal decision
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120127

Year of fee payment: 14

FPAY Annual fee payment

Payment date: 20130125

Year of fee payment: 15

EXPY Expiration of term