KR20100041889A - 효과적인 열 방출을 위한 선이 없는 반도체 패키지 - Google Patents
효과적인 열 방출을 위한 선이 없는 반도체 패키지 Download PDFInfo
- Publication number
- KR20100041889A KR20100041889A KR1020107006924A KR20107006924A KR20100041889A KR 20100041889 A KR20100041889 A KR 20100041889A KR 1020107006924 A KR1020107006924 A KR 1020107006924A KR 20107006924 A KR20107006924 A KR 20107006924A KR 20100041889 A KR20100041889 A KR 20100041889A
- Authority
- KR
- South Korea
- Prior art keywords
- die
- lead
- dies
- heat sink
- die attach
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 33
- 230000017525 heat dissipation Effects 0.000 title description 7
- 239000000853 adhesive Substances 0.000 claims description 32
- 230000001070 adhesive effect Effects 0.000 claims description 32
- 238000000034 method Methods 0.000 claims description 22
- 239000002131 composite material Substances 0.000 claims description 17
- 238000000465 moulding Methods 0.000 claims description 17
- 229910000679 solder Inorganic materials 0.000 claims description 17
- 239000004593 Epoxy Substances 0.000 claims description 16
- 239000004020 conductor Substances 0.000 claims description 15
- 239000005022 packaging material Substances 0.000 claims description 14
- 238000002844 melting Methods 0.000 claims description 11
- 230000008018 melting Effects 0.000 claims description 11
- 239000010949 copper Substances 0.000 claims description 8
- 239000000463 material Substances 0.000 claims description 8
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 7
- 229910052802 copper Inorganic materials 0.000 claims description 7
- 229910052709 silver Inorganic materials 0.000 description 7
- 229910052718 tin Inorganic materials 0.000 description 7
- 229910052745 lead Inorganic materials 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 238000013021 overheating Methods 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 238000000429 assembly Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000005094 computer simulation Methods 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000012943 hotmelt Substances 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 229910001092 metal group alloy Inorganic materials 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 229920006336 epoxy molding compound Polymers 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- -1 for example Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 239000002952 polymeric resin Substances 0.000 description 1
- 230000001012 protector Effects 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 229920003002 synthetic resin Polymers 0.000 description 1
- 239000002470 thermal conductor Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/4952—Additional leads the additional leads being a bump or a wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/49524—Additional leads the additional leads being a tape carrier or flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0133—Ternary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Abstract
Description
도 1은 하우징의 내부 부품들을 도시하는 패키지화된 반도체 조립체의 도면이며;
도 2는 도 1의 패키지의 측면도이며;
도 3은 도 1의 패키지의 부품들의 분리도이며;
도 4는 본 발명의 일 공정의 플로우 다이아그램이며;
도 5는 본 발명의 일 실시예의 내부 부품의 개략적인 도면이며;
도 6은 배선된 패키지의 내부 부품의 개략적인 형상을 도시한 도면이며;
도 7은 본 발명의 다른 실시예의 형상을 도시한 도면이다.
선이 있는 패키지(600) | 선이 없는 패키지(100) | 차이 | |
다이 304/112 | 161℃ | 81℃ | 80℃ |
다이 204/114 | 88℃ | 81℃ | 7℃ |
102:히트싱크
104: 에폭시 몰딩 합성체
106, 108, 110: 리드
112, 114: 다이
202: 전도성 접착제
206: 전도성 접착제
208: 장착홀
210: 다이부착 패드
212: 단부
300: 리드 프레임
단부
Claims (14)
- 둘 이상의 다이들을 셋의 외부 리드들에 선이 없이 연결하기 위한 멀티칩 모듈로서:
제1 및 제2 표면들을 가지고 열적으로 및 전기적으로 전도성있는 소재로 이루어진 히트싱크;
각 다이는 상 면 위에 하나 이상의 단자와 하면에 하나의 단자를 가지며 단자들과 상기 히트싱크 사이에 전기적인 연결을 형성하기 위하여 상기 히트싱크의 표면의 하나에 부착된 제1 및 제2의 다이들;
세 개의 길다란 리드들을 포함하는 리드 프레임으로서, 각 리드는 패키징 소ㅈ재 내부에 배치된 일 단부와 상기 패키징 소재로부터 연장하는 다른 단부에서 다이이부착 패드를 가지는 리드 프레임을 구비하며;
제1 리드는 그 다이부착 패드를 상기 제1 다이에 연결시키며;
제2 리드는 그 다이부착 패드를 상기 제2 다이에 연결시키며;
제3 리드는 그 다이부착 패드를 상기 제3 다이에 연결시켜서 상기 제1 리드는 상기 제1 다이로의 외부 연결을 제공하고, 상기 제2 리드는 상기 제2 다이로의 외부 연결을 제공하며, 상기 제3 리드는 상기 다이들의 하부면 위에 단자들의 전기적인 연결부로 외부 연결을 제공하며; 및
상기 패키징 소재는 리드들, 다이들 및 상기 히트싱크의 일부를 예워싸며 상기 다이들로부터 주위 사물들로 열을 전달하도록 상기 히트싱크의 다른 면을 노출시키는 것을 특징으로 하는 멀티칩 모듈.
- 제 1 항에 있어서,
상기 모듈은 장착홀을 구비하는 것을 특징으로 하는 멀티칩 모듈. - 제 1 항에 있어서,
상기 제1 및 제2 다이들은 다이오드들인 것을 특징으로 하는 멀티칩 모듈. - 제 1 항에 있어서,
상기 제1 및 제2 다이들은 MOSFET 다이들인 것을 특징으로 하는 멀티칩 모듈. - 패키지화된 반도체 조립체로서:
하나 이상의 측면이 전기적으로 전도성이며 열적으로 전도성 있는 히트싱크를 포함하는 패키징 소재;
각 리드가 상기 패키징 소재의 내부에 배치된 일 단부와 상기 패키징 소재로부터 연장하는 다른 단부에서 다이부착 패드를 가지는 제1, 제2 및 제3의 길다란 리드;
모두 상기 패키징 소재 내부에 배치되며, 그 상면에 하나 이상의 단자를 가지고 하면에 하나의 단자를 각각 가지며, 상기 단자들과 상기 히트싱크 사이에 전기적인 연결을 형성하기 위하여 상기 히트싱크의 표면들의 하나에 선이 없이 부착되는 제1 및 제2 다이오드들을 구비하며;
상기 제1 다이오드는 상기 제1 리드의 다이부착 패드에 선이 없이 연결되며;
상기 제2 다이오드는 상기 제2 리드의 다이부착 패드에 선이 없이 연결되며; 및
상기 히트싱크는 상기 제3 리드에 선이 없이 연결되는 것을 특징으로 하는 패키지화된 반도체 조립체. - 제 5 항에 있어서,
상기 제1 다이오드의 표면 영역의 적어도 반이 상기 제1 리드의 다이부착 패드에 의해 덮이도록 상기 제1 다이오드의 표면 영역은 상기 제1 리드의 다이부착 패드와 유사한 것을 특징으로 하는 반도체 조립체. - 제 6 항에 있어서,
상기 제2 다이오드의 표면 영역의 적어도 반이 상기 제1 리드의 다이부착 패드에 의해 덮이도록 상기 제2 다이오드의 표면 영역은 상기 제2 리드의 다이부착 패드와 유사한 것을 특징으로 하는 반도체 조립체. - 제 5 항에 있어서,
상기 제1 다이오드와 상기 제2 다이오드는 직렬로 연결되는 것을 특징으로 하는 반도체 조립체. - 제 5 항에 있어서,
상기 제1 및 제2 다이오드들은 제1의 땜납으로 상기 히트싱크의 표면들의 하나에 선이 없이 연결되며, 제2의 땜납을 사용하여 각각 제1 및 제2 리드들의 다이부착 패드들에 연결되며, 상기 제1 및 제2의 땜납은 10℃ 이상의 융점 차이를 가지는 것을 특징으로 하는 반도체 조립체. - 둘 이상의 다이들을 셋의 외부 리드들에 선이 없이 연결하기 위한 멀티칩 모듈로서:
1 및 제2 표면들을 가지고 열적으로 및 전기적으로 전도성 있는 소재로 이루어진 히트싱크;
각 다이는 상면에 하나 이상의 단자와 하면에 하나의 단자를 가지며 단자들과 상기 히트싱크 사이에 전기적인 연결을 형성하기 위하여 상기 히트싱크의 표면의 하나에 부착된 직렬로 연결된 제1 및 제2의 다이들;
각 리드는 패키징 소재 내부에 배치된 일 단부와 상기 패키징 소재로부터 연장하는 다른 단부에서 다이 부착 패드를 가지는 세 개의 길다란 리드들을 구비하며;
제1 리드는 상기 제1 다이로부터 그 다이부착 패드로 열이 전달되도록 상기 다이부착 패드를 상기 제1 다이에 연결시키며;
제2 리드는 상기 제2 다이로부터 그 다이부착 패드로 열이 전달되도록 상기 다이부착 패드를 상기 제2 다이에 연결시키며;
제3 리드는 그 다이부착 패드를 상기 히트싱크에 연결시켜서 상기 제1 리드는 상기 제1 다이로의 외부 연결을 제공하고, 상기 제2 리드는 상기 제2 다이로의 외부 연결을 제공하며, 상기 제3 리드는 상기 다이들의 하부면들 위에 단자들의 전기적인 연결부로 외부 연결을 제공하며; 및
상기 패키징 소재는 리드들, 다이들 및 상기 히트싱크의 일 표면의 일부를 에워싸며 상기 다이들로부터 주위 사물들로 열을 전달하도록 상기 히트싱크의 다른 면을 노출시키는 것을 특징으로 하는 멀티칩 모듈. - 제 10 항에 있어서,
상기 히트싱크는 구리를 포함하는 것을 특징으로 하는 조립체. - 제 10 항에 있어서,
상기 제1 반도체 다이와 상기 제2 반도체 다이는 선이 없이 직렬로 부착되는 것을 특징으로 하는 조립체. - 제 10 항에 있어서,
상기 제1 및 제2 반도체 다이들은 다이오드들인 것을 특징으로 하는 조립체. - 패키지화된 반도체 조립체의 형성방법으로서:
제1 및 제2 표면들을 가지며 열적으로 및 전기적으로 전도성 소 소재를 포함하는 히트싱크 위에 제1의 전도성 접착제를 배치하는 단계;
상면에 하나 이상의 단자와 하면에 하나의 단자를 가지며 단자들과 상기 히트싱크 사이에 전기적인 연결을 형성하기 위하여 제1의 전도성 접착제로 상기 히트싱크의 표면들의 하나에 부착되는 제1 및 제2 다이를 제1의 전도성 접착제로 상기 히트싱크에 장착하는 단계;
상기 제1 및 제2의 다이들의 다른 표면 위에 제2의 전도성 접착제를 배치하는 단계;
상기 제1 다이에 부착된 제1의 리드와, 상기 제2의 다이에 부착된 제2의 다이, 및 상기 히트싱크에 부착된 제3 리드를 포함하는 세 개의 길다란 리드들을 가진 리드 프레임을 상기 제2의 전도성 접착제로 상기 제1 및 제2의 다이들의 다른 표면에 장착하는 단계; 및
상기 길다란 리드들이 상기 제1 다이, 제2 다이, 및 히트싱크에의 외부 연결을 제공하도록 에폭시 몰딩 합성체 내에 상기 제1 및 제2 다이들과 상기 길다란 리드들의 일부를 내장하는 단계를 포함하는 것을 특징으로 하는 패키지화된 반도체 조립체의 형성방법.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/869,307 | 2007-10-09 | ||
US11/869,307 US7586179B2 (en) | 2007-10-09 | 2007-10-09 | Wireless semiconductor package for efficient heat dissipation |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20100041889A true KR20100041889A (ko) | 2010-04-22 |
KR101013001B1 KR101013001B1 (ko) | 2011-02-10 |
Family
ID=40522555
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020107006924A KR101013001B1 (ko) | 2007-10-09 | 2008-10-03 | 효과적인 열 방출을 위한 선이 없는 반도체 패키지 |
Country Status (7)
Country | Link |
---|---|
US (1) | US7586179B2 (ko) |
JP (1) | JP4712123B2 (ko) |
KR (1) | KR101013001B1 (ko) |
CN (1) | CN101821848B (ko) |
DE (1) | DE112008002559T5 (ko) |
TW (1) | TWI470748B (ko) |
WO (1) | WO2009048798A1 (ko) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102172689B1 (ko) * | 2020-02-07 | 2020-11-02 | 제엠제코(주) | 반도체 패키지 및 그 제조방법 |
KR20200145091A (ko) * | 2019-06-20 | 2020-12-30 | 제엠제코(주) | 반도체 패키지 |
KR102228945B1 (ko) * | 2020-05-21 | 2021-03-17 | 제엠제코(주) | 반도체 패키지 및 이의 제조방법 |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101673722A (zh) * | 2008-09-10 | 2010-03-17 | 日月光半导体制造股份有限公司 | 导线架 |
US7977776B2 (en) * | 2009-03-24 | 2011-07-12 | Fairchild Semiconductor Corporation | Multichip discrete package |
US20140070329A1 (en) * | 2012-09-07 | 2014-03-13 | Fairchild Semiconductor Corporation | Wireless module with active and passive components |
KR102543528B1 (ko) * | 2015-12-07 | 2023-06-15 | 현대모비스 주식회사 | 전력 모듈 패키지 및 그 제조방법 |
CN106252321A (zh) * | 2016-09-12 | 2016-12-21 | 陈文彬 | 串联二极管集成装置 |
US9953904B1 (en) * | 2016-10-25 | 2018-04-24 | Nxp Usa, Inc. | Electronic component package with heatsink and multiple electronic components |
KR20190055662A (ko) * | 2017-11-15 | 2019-05-23 | 에스케이하이닉스 주식회사 | 열 재분배 패턴을 포함하는 반도체 패키지 |
CN108807328A (zh) * | 2018-05-02 | 2018-11-13 | 泰州友润电子科技股份有限公司 | 一种便于塑封脱模的多载型220d8引线框架 |
CN111613609B (zh) * | 2020-05-06 | 2022-08-23 | 广东威特真空电子制造有限公司 | 高压二极管、高压整流电路和变频式磁控管驱动电源 |
CN113394177A (zh) * | 2021-08-18 | 2021-09-14 | 瑞能半导体科技股份有限公司 | 半导体封装结构及其制造方法 |
Family Cites Families (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4477827A (en) * | 1981-02-02 | 1984-10-16 | Northern Telecom Limited | Lead frame for leaded semiconductor chip carriers |
US4546374A (en) * | 1981-03-23 | 1985-10-08 | Motorola Inc. | Semiconductor device including plateless package |
US4990987A (en) * | 1986-12-18 | 1991-02-05 | Gte Products Corporation | Over-temperature sensor and protector for semiconductor devices |
JPH0521670A (ja) * | 1991-07-12 | 1993-01-29 | Sumitomo Electric Ind Ltd | ヒートシンク、ヒートシンクの製造方法および製造装置 |
US5200640A (en) * | 1991-08-12 | 1993-04-06 | Electron Power Inc. | Hermetic package having covers and a base providing for direct electrical connection |
US5289344A (en) * | 1992-10-08 | 1994-02-22 | Allegro Microsystems Inc. | Integrated-circuit lead-frame package with failure-resistant ground-lead and heat-sink means |
JPH08139113A (ja) * | 1994-11-09 | 1996-05-31 | Mitsubishi Electric Corp | 樹脂封止型半導体装置 |
US5625227A (en) * | 1995-01-18 | 1997-04-29 | Dell Usa, L.P. | Circuit board-mounted IC package cooling apparatus |
US5859387A (en) * | 1996-11-29 | 1999-01-12 | Allegro Microsystems, Inc. | Semiconductor device leadframe die attach pad having a raised bond pad |
US5926372A (en) * | 1997-12-23 | 1999-07-20 | Ford Global Technologies, Inc. | Power block assembly and method of making same |
US6476481B2 (en) * | 1998-05-05 | 2002-11-05 | International Rectifier Corporation | High current capacity semiconductor device package and lead frame with large area connection posts and modified outline |
US6255722B1 (en) * | 1998-06-11 | 2001-07-03 | International Rectifier Corp. | High current capacity semiconductor device housing |
US6404065B1 (en) * | 1998-07-31 | 2002-06-11 | I-Xys Corporation | Electrically isolated power semiconductor package |
US6040626A (en) * | 1998-09-25 | 2000-03-21 | International Rectifier Corp. | Semiconductor package |
TW388976B (en) * | 1998-10-21 | 2000-05-01 | Siliconware Precision Industries Co Ltd | Semiconductor package with fully exposed heat sink |
US6518885B1 (en) * | 1999-10-14 | 2003-02-11 | Intermec Ip Corp. | Ultra-thin outline package for integrated circuit |
TW451392B (en) * | 2000-05-18 | 2001-08-21 | Siliconix Taiwan Ltd | Leadframe connecting method of power transistor |
JP2001332660A (ja) * | 2000-05-25 | 2001-11-30 | Sanken Electric Co Ltd | 半導体装置及びその製造方法 |
DE10102354C1 (de) * | 2001-01-19 | 2002-08-08 | Infineon Technologies Ag | Halbleiter-Bauelement mit ESD-Schutz |
TW503541B (en) * | 2001-06-01 | 2002-09-21 | Chino Excel Technology Corp | Packaging method of semiconductor power device and device of the same |
US20030094678A1 (en) * | 2001-11-19 | 2003-05-22 | Chino-Excel Technology Corp. | Wireless bonded semiconductor device and method for packaging the same |
US6975023B2 (en) * | 2002-09-04 | 2005-12-13 | International Rectifier Corporation | Co-packaged control circuit, transistor and inverted diode |
US20040145037A1 (en) * | 2003-01-24 | 2004-07-29 | Niko Semiconductor Co., Ltd. | Power semiconductor able of fast heat sinking |
CN2681356Y (zh) * | 2003-12-16 | 2005-02-23 | 伟宏精密工业股份有限公司 | 高功率led组装结构 |
JP4056066B2 (ja) * | 2004-03-04 | 2008-03-05 | オーナンバ株式会社 | 太陽電池パネル用端子ボックス |
JP2006165227A (ja) * | 2004-11-15 | 2006-06-22 | Oonanba Kk | 太陽電池パネル用端子ボックス |
US7332808B2 (en) * | 2005-03-30 | 2008-02-19 | Sanyo Electric Co., Ltd. | Semiconductor module and method of manufacturing the same |
US8334583B2 (en) * | 2005-07-20 | 2012-12-18 | Infineon Technologies Ag | Leadframe strip and mold apparatus for an electronic component and method of encapsulating an electronic component |
DE102006008632B4 (de) * | 2006-02-21 | 2007-11-15 | Infineon Technologies Ag | Leistungshalbleiterbauteil und Verfahren zu dessen Herstellung |
DE102006012739B3 (de) * | 2006-03-17 | 2007-11-08 | Infineon Technologies Ag | Leistungstransistor und Leistungshalbleiterbauteil |
US7888185B2 (en) * | 2006-08-17 | 2011-02-15 | Micron Technology, Inc. | Semiconductor device assemblies and systems including at least one conductive pathway extending around a side of at least one semiconductor device |
CN201011655Y (zh) * | 2007-01-10 | 2008-01-23 | 上海凯虹科技电子有限公司 | 一种大功率半导体器件的框架 |
US7466016B2 (en) * | 2007-04-07 | 2008-12-16 | Kevin Yang | Bent lead transistor |
-
2007
- 2007-10-09 US US11/869,307 patent/US7586179B2/en active Active
-
2008
- 2008-10-03 JP JP2010528951A patent/JP4712123B2/ja active Active
- 2008-10-03 KR KR1020107006924A patent/KR101013001B1/ko active IP Right Grant
- 2008-10-03 DE DE112008002559T patent/DE112008002559T5/de not_active Withdrawn
- 2008-10-03 WO PCT/US2008/078666 patent/WO2009048798A1/en active Application Filing
- 2008-10-03 CN CN2008801105272A patent/CN101821848B/zh not_active Expired - Fee Related
- 2008-10-09 TW TW097139088A patent/TWI470748B/zh active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20200145091A (ko) * | 2019-06-20 | 2020-12-30 | 제엠제코(주) | 반도체 패키지 |
KR102172689B1 (ko) * | 2020-02-07 | 2020-11-02 | 제엠제코(주) | 반도체 패키지 및 그 제조방법 |
US11682610B2 (en) | 2020-02-07 | 2023-06-20 | Jmj Korea Co., Ltd. | Semiconductor package with heat radiation board |
KR102228945B1 (ko) * | 2020-05-21 | 2021-03-17 | 제엠제코(주) | 반도체 패키지 및 이의 제조방법 |
US11417577B2 (en) | 2020-05-21 | 2022-08-16 | Jmj Korea Co., Ltd. | Semiconductor package and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
TW200935567A (en) | 2009-08-16 |
JP4712123B2 (ja) | 2011-06-29 |
US7586179B2 (en) | 2009-09-08 |
CN101821848A (zh) | 2010-09-01 |
TWI470748B (zh) | 2015-01-21 |
US20090091010A1 (en) | 2009-04-09 |
DE112008002559T5 (de) | 2010-08-26 |
JP2011501414A (ja) | 2011-01-06 |
KR101013001B1 (ko) | 2011-02-10 |
CN101821848B (zh) | 2012-06-13 |
WO2009048798A1 (en) | 2009-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101013001B1 (ko) | 효과적인 열 방출을 위한 선이 없는 반도체 패키지 | |
JP4634497B2 (ja) | 電力用半導体モジュール | |
US7936054B2 (en) | Multi-chip package | |
JP5442368B2 (ja) | 直付リード線を備えるicチップパッケージ | |
US8890310B2 (en) | Power module package having excellent heat sink emission capability and method for manufacturing the same | |
US7476976B2 (en) | Flip chip package with advanced electrical and thermal properties for high current designs | |
KR101208332B1 (ko) | 반도체 패키지용 클립 구조 및 이를 이용한 반도체 패키지 | |
US20160005675A1 (en) | Double sided cooling chip package and method of manufacturing the same | |
US7221055B2 (en) | System and method for die attach using a backside heat spreader | |
US7005734B2 (en) | Double-sided cooling isolated packaged power semiconductor device | |
US7551455B2 (en) | Package structure | |
CN102593081A (zh) | 包括散热器的半导体器件 | |
CN103703549A (zh) | 用于直接表面安装的裸露芯片封装 | |
KR100855790B1 (ko) | 마이크로전자 장치 및 이를 제조하는 방법 | |
JP2019071412A (ja) | チップパッケージ | |
JP6308780B2 (ja) | パワーモジュール | |
JP2012248658A (ja) | 半導体装置 | |
EP2058860A2 (en) | Fully testable surface mount die package configured for two-sided cooling | |
JP5957866B2 (ja) | 半導体装置 | |
JP2012164969A (ja) | 照明ソリューション用のスケーラブルな放熱性マイクロエレクトロニクス集積プラットフォーム(shdmip)及びその製造方法 | |
US8120169B2 (en) | Thermally enhanced molded leadless package | |
CN210984717U (zh) | 散热封装结构 | |
KR100626749B1 (ko) | 전력 반도체 모듈 접합 구조 | |
WO2020201005A1 (en) | Semiconductor module and method for manufacturing it | |
CN114628376A (zh) | 一种功率模块及其制作方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
A302 | Request for accelerated examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20140102 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20160104 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20170102 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20180110 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20190102 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20200102 Year of fee payment: 10 |