KR100310565B1 - 반도체장치의제조방법및반도체장치 - Google Patents

반도체장치의제조방법및반도체장치 Download PDF

Info

Publication number
KR100310565B1
KR100310565B1 KR1019970048682A KR19970048682A KR100310565B1 KR 100310565 B1 KR100310565 B1 KR 100310565B1 KR 1019970048682 A KR1019970048682 A KR 1019970048682A KR 19970048682 A KR19970048682 A KR 19970048682A KR 100310565 B1 KR100310565 B1 KR 100310565B1
Authority
KR
South Korea
Prior art keywords
film
insulating film
oxide film
silicon nitride
nitride film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019970048682A
Other languages
English (en)
Korean (ko)
Other versions
KR19980069965A (ko
Inventor
다니구치코지
Original Assignee
다니구찌 이찌로오, 기타오카 다카시
미쓰비시덴키 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 다니구찌 이찌로오, 기타오카 다카시, 미쓰비시덴키 가부시키가이샤 filed Critical 다니구찌 이찌로오, 기타오카 다카시
Publication of KR19980069965A publication Critical patent/KR19980069965A/ko
Application granted granted Critical
Publication of KR100310565B1 publication Critical patent/KR100310565B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0149—Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/09—Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48—Data lines or contacts therefor
    • H10B12/485—Bit line contacts

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Non-Volatile Memory (AREA)
KR1019970048682A 1997-02-27 1997-09-25 반도체장치의제조방법및반도체장치 Expired - Fee Related KR100310565B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP97-044094 1997-02-27
JP9044094A JPH10242419A (ja) 1997-02-27 1997-02-27 半導体装置の製造方法及び半導体装置

Publications (2)

Publication Number Publication Date
KR19980069965A KR19980069965A (ko) 1998-10-26
KR100310565B1 true KR100310565B1 (ko) 2002-05-09

Family

ID=12682043

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970048682A Expired - Fee Related KR100310565B1 (ko) 1997-02-27 1997-09-25 반도체장치의제조방법및반도체장치

Country Status (6)

Country Link
US (1) US6559494B1 (enExample)
JP (1) JPH10242419A (enExample)
KR (1) KR100310565B1 (enExample)
CN (1) CN1097311C (enExample)
DE (1) DE19739755A1 (enExample)
TW (1) TW365062B (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6798002B1 (en) * 1999-10-13 2004-09-28 Advanced Micro Devices, Inc. Dual-purpose anti-reflective coating and spacer for flash memory and other dual gate technologies and method of forming
US6274409B1 (en) * 2000-01-18 2001-08-14 Agere Systems Guardian Corp. Method for making a semiconductor device
KR100338781B1 (ko) * 2000-09-20 2002-06-01 윤종용 반도체 메모리 소자 및 그의 제조방법
DE10228571A1 (de) * 2002-06-26 2004-01-22 Infineon Technologies Ag Herstellungsverfahren für eine Halbleiterstruktur mit einer Mehrzahl von Gatestapeln auf einem Halbleitersubstrat und entsprechende Halbleiterstruktur
KR100475084B1 (ko) * 2002-08-02 2005-03-10 삼성전자주식회사 Ｄｒａｍ 반도체 소자 및 그 제조방법
DE10243380A1 (de) * 2002-09-18 2004-04-01 Infineon Technologies Ag Verfahren zur Herstellung einer integrierten Halbleiterschaltung
US6909152B2 (en) * 2002-11-14 2005-06-21 Infineon Technologies, Ag High density DRAM with reduced peripheral device area and method of manufacture
JP4841106B2 (ja) * 2003-08-28 2011-12-21 ルネサスエレクトロニクス株式会社 Ｍｉｓ型半導体装置及びその製造方法
JP5292878B2 (ja) * 2008-03-26 2013-09-18 富士通セミコンダクター株式会社 半導体装置の製造方法
DE102009039421B4 (de) * 2009-08-31 2017-09-07 GLOBALFOUNDRIES Dresden Module One Ltd. Liability Company & Co. KG Doppelkontaktmetallisierung mit stromloser Plattierung in einem Halbleiterbauelement

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06163535A (ja) * 1992-11-26 1994-06-10 Rohm Co Ltd 半導体装置およびその製造方法
JPH06177147A (ja) * 1992-12-10 1994-06-24 Mitsubishi Electric Corp 半導体装置の製造方法
JPH07263554A (ja) * 1994-03-25 1995-10-13 Nec Corp 半導体装置及びその製造方法
JPH0837145A (ja) * 1994-07-26 1996-02-06 Hitachi Ltd 半導体集積回路装置の製造方法

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4818714A (en) * 1987-12-02 1989-04-04 Advanced Micro Devices, Inc. Method of making a high performance MOS device having LDD regions with graded junctions
JP2859288B2 (ja) * 1989-03-20 1999-02-17 株式会社日立製作所 半導体集積回路装置及びその製造方法
JPH0824169B2 (ja) * 1989-05-10 1996-03-06 富士通株式会社 半導体記憶装置の製造方法
JPH04215471A (ja) 1990-12-14 1992-08-06 Sony Corp 半導体メモリ
US5126280A (en) 1991-02-08 1992-06-30 Micron Technology, Inc. Stacked multi-poly spacers with double cell plate capacitor
JP2796656B2 (ja) * 1992-04-24 1998-09-10 三菱電機株式会社 半導体装置およびその製造方法
JP3197064B2 (ja) 1992-07-17 2001-08-13 株式会社東芝 半導体記憶装置
JP3004177B2 (ja) * 1993-09-16 2000-01-31 株式会社東芝 半導体集積回路装置
US5441906A (en) * 1994-04-04 1995-08-15 Motorola, Inc. Insulated gate field effect transistor having a partial channel and method for fabricating
JP2643870B2 (ja) * 1994-11-29 1997-08-20 日本電気株式会社 半導体記憶装置の製造方法
JPH09107082A (ja) * 1995-08-09 1997-04-22 Hitachi Ltd 半導体集積回路装置の製造方法
US5700731A (en) * 1995-12-07 1997-12-23 Vanguard International Semiconductor Corporation Method for manufacturing crown-shaped storage capacitors on dynamic random access memory cells
JP2765544B2 (ja) * 1995-12-26 1998-06-18 日本電気株式会社 半導体装置の製造方法
US5567640A (en) * 1996-01-11 1996-10-22 Vanguard International Semiconductor Corporation Method for fabricating T-shaped capacitors in DRAM cells
US5733808A (en) * 1996-01-16 1998-03-31 Vanguard International Semiconductor Corporation Method for fabricating a cylindrical capacitor for a semiconductor device
US5554557A (en) 1996-02-02 1996-09-10 Vanguard International Semiconductor Corp. Method for fabricating a stacked capacitor with a self aligned node contact in a memory cell
US5721154A (en) * 1996-06-18 1998-02-24 Vanguard International Semiconductor Method for fabricating a four fin capacitor structure
US5668036A (en) * 1996-06-21 1997-09-16 Vanguard International Semiconductor Corporation Fabrication method of the post structure of the cell for high density DRAM
US5792687A (en) * 1996-08-01 1998-08-11 Vanguard International Semiconductor Corporation Method for fabricating high density integrated circuits using oxide and polysilicon spacers
US5763311A (en) * 1996-11-04 1998-06-09 Advanced Micro Devices, Inc. High performance asymmetrical MOSFET structure and method of making the same
US5792681A (en) * 1997-01-15 1998-08-11 Taiwan Semiconductor Manufacturing Company, Ltd. Fabrication process for MOSFET devices and a reproducible capacitor structure

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06163535A (ja) * 1992-11-26 1994-06-10 Rohm Co Ltd 半導体装置およびその製造方法
JPH06177147A (ja) * 1992-12-10 1994-06-24 Mitsubishi Electric Corp 半導体装置の製造方法
JPH07263554A (ja) * 1994-03-25 1995-10-13 Nec Corp 半導体装置及びその製造方法
JPH0837145A (ja) * 1994-07-26 1996-02-06 Hitachi Ltd 半導体集積回路装置の製造方法

Also Published As

Publication number Publication date
DE19739755A1 (de) 1998-09-10
JPH10242419A (ja) 1998-09-11
KR19980069965A (ko) 1998-10-26
TW365062B (en) 1999-07-21
CN1097311C (zh) 2002-12-25
CN1192045A (zh) 1998-09-02
US6559494B1 (en) 2003-05-06

Similar Documents

Publication Publication Date Title
KR100320332B1 (ko) 반도체 장치 및 그 제조 방법
KR100338413B1 (ko) 이중 작용 기능 도핑 및 보호 절연 캡을 제공하는 방법
WO1996014663A1 (en) Method of forming bit line contacts in stacked capacitor drams
US6312982B1 (en) Method of fabricating a trench capacitor
US6417097B1 (en) Methods of forming a contact structure in a semiconductor device
JP3545768B2 (ja) Ｓｏｉ型トランジスタの製造方法
US5173752A (en) Semiconductor device having interconnection layer contacting source/drain regions
KR100310565B1 (ko) 반도체장치의제조방법및반도체장치
US6353241B1 (en) Memory circuitry with spaced conductive lines of different elevational thickness
KR100414382B1 (ko) 반도체장치의 제조방법
US6207571B1 (en) Self-aligned contact formation for semiconductor devices
KR960005249B1 (ko) 반도체 집적 소자의 디램(dram) 제조방법
US6245629B1 (en) Semiconductor structures and manufacturing methods
JP3355511B2 (ja) 半導体装置の製造方法
KR920008294B1 (ko) 반도체 장치의 제조방법
KR100470164B1 (ko) 반도체 소자의 콘택 제조 방법
KR100265370B1 (ko) 디램제조방법
KR100418090B1 (ko) 반도체 소자의 제조 방법
KR100745063B1 (ko) 반도체장치의 랜딩 플러그 제조 방법
KR100668723B1 (ko) 반도체 메모리 소자 형성방법
KR100390041B1 (ko) 디램 메모리 셀의 제조방법
KR100317196B1 (ko) 반도체장치의 플러그 형성방법
KR20010004991A (ko) 플래쉬 이이피롬 셀의 콘택 형성 방법
GB2362756A (en) Semiconductive device having a self-aligned contact and landing pad structure and method of making same
KR20020002745A (ko) 반도체 소자의 비트라인 형성 방법

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

AMND Amendment
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E601 Decision to refuse application
PE0601 Decision on rejection of patent

St.27 status event code: N-2-6-B10-B15-exm-PE0601

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T13-X000 Administrative time limit extension granted

St.27 status event code: U-3-3-T10-T13-oth-X000

J201 Request for trial against refusal decision
PJ0201 Trial against decision of rejection

St.27 status event code: A-3-3-V10-V11-apl-PJ0201

AMND Amendment
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PB0901 Examination by re-examination before a trial

St.27 status event code: A-6-3-E10-E12-rex-PB0901

B701 Decision to grant
PB0701 Decision of registration after re-examination before a trial

St.27 status event code: A-3-4-F10-F13-rex-PB0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20040919

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20040919

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000