KR100253696B1 - 반도체 집적회로 장치 및 그 제조방법 - Google Patents

반도체 집적회로 장치 및 그 제조방법 Download PDF

Info

Publication number
KR100253696B1
KR100253696B1 KR1019930701632A KR930701632A KR100253696B1 KR 100253696 B1 KR100253696 B1 KR 100253696B1 KR 1019930701632 A KR1019930701632 A KR 1019930701632A KR 930701632 A KR930701632 A KR 930701632A KR 100253696 B1 KR100253696 B1 KR 100253696B1
Authority
KR
South Korea
Prior art keywords
region
element region
oxide film
peripheral
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019930701632A
Other languages
English (en)
Korean (ko)
Other versions
KR930702784A (ko
Inventor
나오타카 하시모토
도시아키 야마나카
다카시 하시모토
아키히로 시미즈
나가토시 오오키
히로시 이시다
Original Assignee
스즈키 진이치로
히타치 쪼오 엘.에스.아이.엔지니아링 가부시키가이샤
가나이 쓰도무
가부시끼가이샤 히다치 세이사꾸쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 스즈키 진이치로, 히타치 쪼오 엘.에스.아이.엔지니아링 가부시키가이샤, 가나이 쓰도무, 가부시끼가이샤 히다치 세이사꾸쇼 filed Critical 스즈키 진이치로
Publication of KR930702784A publication Critical patent/KR930702784A/ko
Application granted granted Critical
Publication of KR100253696B1 publication Critical patent/KR100253696B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76237—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials introducing impurities in trench side or bottom walls, e.g. for forming channel stoppers or alter isolation behavior
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/903—FET configuration adapted for use as static memory cell

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Local Oxidation Of Silicon (AREA)
KR1019930701632A 1991-10-01 1993-05-31 반도체 집적회로 장치 및 그 제조방법 Expired - Fee Related KR100253696B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP25347291 1991-10-01
JP91-253472 1991-10-01
PCT/JP1992/001209 WO1993007641A1 (fr) 1991-10-01 1992-09-22 Dispositif a circuits integres a semi-conducteur et fabrication de ce dispositif

Publications (2)

Publication Number Publication Date
KR930702784A KR930702784A (ko) 1993-09-09
KR100253696B1 true KR100253696B1 (ko) 2000-04-15

Family

ID=17251862

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930701632A Expired - Fee Related KR100253696B1 (ko) 1991-10-01 1993-05-31 반도체 집적회로 장치 및 그 제조방법

Country Status (5)

Country Link
US (1) US5455438A (enExample)
EP (1) EP0560985A1 (enExample)
KR (1) KR100253696B1 (enExample)
TW (1) TW205112B (enExample)
WO (1) WO1993007641A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990008496A (ko) * 1997-07-01 1999-02-05 윤종용 복합 반도체 장치의 비대칭 게이트 산화막 제조 방법

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08111462A (ja) * 1994-10-12 1996-04-30 Mitsubishi Electric Corp 半導体記憶装置およびその製造方法
US5815433A (en) * 1994-12-27 1998-09-29 Nkk Corporation Mask ROM device with gate insulation film based in pad oxide film and/or nitride film
JPH08316223A (ja) * 1995-05-16 1996-11-29 Mitsubishi Electric Corp 半導体装置およびその製造方法
US5576573A (en) * 1995-05-31 1996-11-19 United Microelectronics Corporation Stacked CVD oxide architecture multi-state memory cell for mask read-only memories
US5680345A (en) * 1995-06-06 1997-10-21 Advanced Micro Devices, Inc. Nonvolatile memory cell with vertical gate overlap and zero birds beaks
KR100214068B1 (ko) * 1995-11-21 1999-08-02 김영환 반도체 장치의 소자분리막 형성방법
KR100214469B1 (ko) * 1995-12-29 1999-08-02 구본준 반도체소자의 격리막 형성방법
KR100232197B1 (ko) * 1996-12-26 1999-12-01 김영환 반도체 소자의 제조 방법
KR19980057003A (ko) * 1996-12-30 1998-09-25 김영환 반도체 메모리 디바이스 및 그 제조방법
JPH10233392A (ja) * 1997-02-20 1998-09-02 Mitsubishi Electric Corp 半導体装置の製造方法
US5858830A (en) * 1997-06-12 1999-01-12 Taiwan Semiconductor Manufacturing Company, Ltd. Method of making dual isolation regions for logic and embedded memory devices
JP3583583B2 (ja) * 1997-07-08 2004-11-04 株式会社東芝 半導体装置及びその製造方法
JPH11145397A (ja) * 1997-11-11 1999-05-28 Mitsubishi Electric Corp 半導体集積回路装置
US6440819B1 (en) 1998-03-03 2002-08-27 Advanced Micro Devices, Inc. Method for differential trenching in conjunction with differential fieldox growth
JP4030198B2 (ja) 1998-08-11 2008-01-09 株式会社ルネサステクノロジ 半導体集積回路装置の製造方法
US6674134B2 (en) * 1998-10-15 2004-01-06 International Business Machines Corporation Structure and method for dual gate oxidation for CMOS technology
JP3733252B2 (ja) * 1998-11-02 2006-01-11 セイコーエプソン株式会社 半導体記憶装置及びその製造方法
JP2001068564A (ja) * 1999-08-30 2001-03-16 Mitsubishi Electric Corp 半導体装置およびその製造方法
JP2001203347A (ja) 2000-01-18 2001-07-27 Mitsubishi Electric Corp 半導体装置およびその製造方法
JP4592193B2 (ja) * 2001-02-06 2010-12-01 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP4738840B2 (ja) * 2004-03-16 2011-08-03 キヤノン株式会社 電子写真感光体
KR100591184B1 (ko) * 2004-12-30 2006-06-19 동부일렉트로닉스 주식회사 듀얼 버즈 비크 로코스 소자 분리 형성 방법

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6379371A (ja) * 1986-09-24 1988-04-09 Hitachi Vlsi Eng Corp 半導体集積回路装置の製造方法
JPS63140567A (ja) * 1986-12-01 1988-06-13 Mitsubishi Electric Corp 半導体記憶装置
US5196910A (en) * 1987-04-24 1993-03-23 Hitachi, Ltd. Semiconductor memory device with recessed array region
JPS6411343A (en) * 1987-07-03 1989-01-13 Matsushita Electric Industrial Co Ltd Manufacture of semiconductor device
JPH0237158A (ja) * 1988-07-27 1990-02-07 Walbro Far East Inc ダイヤフラム型気化器
JPH02303049A (ja) * 1989-05-17 1990-12-17 Toshiba Corp 半導体装置およびその製造方法
JPH0346345A (ja) * 1989-07-14 1991-02-27 Nec Kyushu Ltd 半導体装置
JP2512216B2 (ja) * 1989-08-01 1996-07-03 松下電器産業株式会社 半導体装置の製造方法
JP2689004B2 (ja) * 1989-12-15 1997-12-10 三菱電機株式会社 半導体装置
US5057449A (en) * 1990-03-26 1991-10-15 Micron Technology, Inc. Process for creating two thicknesses of gate oxide within a dynamic random access memory
JPH1011343A (ja) * 1996-06-19 1998-01-16 Canon Inc 情報処理装置及び方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990008496A (ko) * 1997-07-01 1999-02-05 윤종용 복합 반도체 장치의 비대칭 게이트 산화막 제조 방법

Also Published As

Publication number Publication date
TW205112B (enExample) 1993-05-01
EP0560985A1 (en) 1993-09-22
WO1993007641A1 (fr) 1993-04-15
US5455438A (en) 1995-10-03
KR930702784A (ko) 1993-09-09
EP0560985A4 (enExample) 1994-02-02

Similar Documents

Publication Publication Date Title
KR100253696B1 (ko) 반도체 집적회로 장치 및 그 제조방법
KR100296805B1 (ko) 반도체소자제조방법
US6955972B2 (en) Methods of fabricating integrated circuit devices having trench isolation structures
KR100222363B1 (ko) 반도체 구조물
KR100500473B1 (ko) 반도체 소자에서의 리세스 게이트 트랜지스터 구조 및형성방법
KR950014112B1 (ko) 고밀도 집적에 적합한 반도체장치의 소자분리구조와 그의 제조방법
KR100761637B1 (ko) 반도체 집적 회로 장치 및 그 제조 방법
KR20000045305A (ko) 완전 공핍형 에스·오·아이 소자 및 그 제조방법
JP2001189453A (ja) 完全空乏、完全反転、垂直チャネル、短長及びデュアル・ゲート型ｃｍｏｓ電界効果トランジスタ
KR100920045B1 (ko) 반도체 소자 및 그의 제조방법
KR100200485B1 (ko) 모스 트랜지스터 및 그 제조방법
KR100233286B1 (ko) 반도체 장치 및 그 제조방법
JP3360064B2 (ja) 半導体素子の製造方法
KR100951272B1 (ko) 반도체 집적 회로 장치의 제조 방법
US5012312A (en) Semiconductor integrated circuit and a process for producing the same
KR0183785B1 (ko) 모스 트랜지스터 제조방법
KR100718248B1 (ko) 리세스 구조의 형성 방법, 이를 이용한 리세스된 채널을갖는 트랜지스터 및 그 제조 방법
US6060372A (en) Method for making a semiconductor device with improved sidewall junction capacitance
KR100273688B1 (ko) 모스펫및그제조방법
KR100470721B1 (ko) 리세스된 영역을 갖는 반도체 소자의 패턴 형성방법
US20070152270A1 (en) Transistors and manufacturing methods thereof
KR19990024042A (ko) 개선된 ｄｒａｍ 칩 제조 방법
JPH05343680A (ja) 半導体装置の製造方法
KR100250098B1 (ko) 아이솔레이션영역 및 그형성방법
KR100197656B1 (ko) 반도체 에스.오.아이.소자의 제조방법

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

FPAY Annual fee payment

Payment date: 20070125

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20080127

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20080127

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000