JP7247046B2 - 配線基板及び配線基板の製造方法 - Google Patents

配線基板及び配線基板の製造方法 Download PDF

Info

Publication number
JP7247046B2
JP7247046B2 JP2019139013A JP2019139013A JP7247046B2 JP 7247046 B2 JP7247046 B2 JP 7247046B2 JP 2019139013 A JP2019139013 A JP 2019139013A JP 2019139013 A JP2019139013 A JP 2019139013A JP 7247046 B2 JP7247046 B2 JP 7247046B2
Authority
JP
Japan
Prior art keywords
layer
insulating layer
wiring
wiring board
opening
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2019139013A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021022674A (ja
JP2021022674A5 (https=
Inventor
康之 山口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2019139013A priority Critical patent/JP7247046B2/ja
Priority to US16/937,999 priority patent/US11019725B2/en
Publication of JP2021022674A publication Critical patent/JP2021022674A/ja
Publication of JP2021022674A5 publication Critical patent/JP2021022674A5/ja
Application granted granted Critical
Publication of JP7247046B2 publication Critical patent/JP7247046B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC]
    • H05K1/185Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC] associated with components encapsulated in the insulating substrate of the PCBs; associated with components incorporated in internal layers of multilayer circuit boards
    • H05K1/186Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC] associated with components encapsulated in the insulating substrate of the PCBs; associated with components incorporated in internal layers of multilayer circuit boards manufactured by mounting on or connecting to patterned circuits before or during embedding
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0296Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298Multilayer circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/115Via connections; Lands around holes or via connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/303Assembling printed circuits with electric components, e.g. with resistors with surface mounted components
    • H05K3/305Affixing by adhesive
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4697Manufacturing multilayer circuits having cavities, e.g. for mounting components
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01Manufacture or treatment
    • H10W70/05Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68Shapes or dispositions thereof
    • H10W70/685Shapes or dispositions thereof comprising multiple insulating layers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0183Dielectric layers
    • H05K2201/0195Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09009Substrate related
    • H05K2201/09063Holes or slots in insulating substrate not used for electrical connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10015Non-printed capacitor
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
JP2019139013A 2019-07-29 2019-07-29 配線基板及び配線基板の製造方法 Active JP7247046B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2019139013A JP7247046B2 (ja) 2019-07-29 2019-07-29 配線基板及び配線基板の製造方法
US16/937,999 US11019725B2 (en) 2019-07-29 2020-07-24 Wiring substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2019139013A JP7247046B2 (ja) 2019-07-29 2019-07-29 配線基板及び配線基板の製造方法

Publications (3)

Publication Number Publication Date
JP2021022674A JP2021022674A (ja) 2021-02-18
JP2021022674A5 JP2021022674A5 (https=) 2022-03-25
JP7247046B2 true JP7247046B2 (ja) 2023-03-28

Family

ID=74258369

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2019139013A Active JP7247046B2 (ja) 2019-07-29 2019-07-29 配線基板及び配線基板の製造方法

Country Status (2)

Country Link
US (1) US11019725B2 (https=)
JP (1) JP7247046B2 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102393573B1 (ko) * 2020-07-06 2022-05-03 (주)와이솔 표면 탄성파 웨이퍼 레벨 패키지 및 그 제작 방법
US20220069489A1 (en) * 2020-08-28 2022-03-03 Unimicron Technology Corp. Circuit board structure and manufacturing method thereof
CN115348725A (zh) * 2021-05-13 2022-11-15 欣兴电子股份有限公司 电路板结构及其制作方法
CN115604916A (zh) * 2021-07-09 2023-01-13 欣兴电子股份有限公司(Tw) 电路板结构及其制作方法
KR20230049373A (ko) * 2021-10-06 2023-04-13 삼성전기주식회사 회로기판
FR3165545A1 (fr) * 2024-08-06 2026-02-13 Safran Electronics & Defense Circuit imprimé comprenant un composant enfoui et une couche de découplage

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090057928A1 (en) 2007-09-04 2009-03-05 Jun Zhai Semiconductor Chip with Stratified Underfill
US20120228012A1 (en) 2011-03-08 2012-09-13 Ibiden Co., Ltd. Circuit board and method for manufacturing circuit board
JP2016207958A (ja) 2015-04-28 2016-12-08 新光電気工業株式会社 配線基板及び配線基板の製造方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPWO2006043388A1 (ja) * 2004-10-21 2008-05-22 松下電器産業株式会社 半導体内蔵モジュール及びその製造方法
KR100716815B1 (ko) * 2005-02-28 2007-05-09 삼성전기주식회사 칩 내장형 인쇄회로기판 및 그 제조방법
KR100656751B1 (ko) * 2005-12-13 2006-12-13 삼성전기주식회사 전자소자 내장 인쇄회로기판 및 그 제조방법
US7682879B2 (en) * 2006-03-28 2010-03-23 Seagate Technology Llc Edge coating a microelectronic device
US7656042B2 (en) * 2006-03-29 2010-02-02 Taiwan Semiconductor Manufacturing Co., Ltd. Stratified underfill in an IC package
US8618669B2 (en) * 2008-01-09 2013-12-31 Ibiden Co., Ltd. Combination substrate
US8745860B2 (en) * 2011-03-11 2014-06-10 Ibiden Co., Ltd. Method for manufacturing printed wiring board
JP2016035987A (ja) * 2014-08-04 2016-03-17 イビデン株式会社 電子部品内蔵配線板及びその製造方法
JP2016096170A (ja) * 2014-11-12 2016-05-26 イビデン株式会社 電子部品内蔵配線板及び電子部品内蔵配線板の製造方法
KR20170037331A (ko) * 2015-09-25 2017-04-04 삼성전기주식회사 인쇄회로기판 및 그 제조방법

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090057928A1 (en) 2007-09-04 2009-03-05 Jun Zhai Semiconductor Chip with Stratified Underfill
US20120228012A1 (en) 2011-03-08 2012-09-13 Ibiden Co., Ltd. Circuit board and method for manufacturing circuit board
JP2016207958A (ja) 2015-04-28 2016-12-08 新光電気工業株式会社 配線基板及び配線基板の製造方法

Also Published As

Publication number Publication date
JP2021022674A (ja) 2021-02-18
US20210037652A1 (en) 2021-02-04
US11019725B2 (en) 2021-05-25

Similar Documents

Publication Publication Date Title
JP7247046B2 (ja) 配線基板及び配線基板の製造方法
JP6752553B2 (ja) 配線基板
US9232657B2 (en) Wiring substrate and manufacturing method of wiring substrate
JP6462480B2 (ja) 配線基板及び配線基板の製造方法
US8379401B2 (en) Wiring board, method of manufacturing the same, and semiconductor device having wiring board
JP6158676B2 (ja) 配線基板、半導体装置及び配線基板の製造方法
JP5389770B2 (ja) 電子素子内蔵印刷回路基板及びその製造方法
US9313894B2 (en) Wiring substrate and manufacturing method of wiring substrate
JP6550260B2 (ja) 配線基板及び配線基板の製造方法
US20120217049A1 (en) Wiring board with built-in imaging device
US9338886B2 (en) Substrate for mounting semiconductor, semiconductor device and method for manufacturing semiconductor device
WO2008111546A2 (en) Semiconductor device having semiconductor structure bodies on upper and lower surfaces thereof, and method of manufacturing the same
JP2017108019A (ja) 配線基板、半導体パッケージ、半導体装置、配線基板の製造方法及び半導体パッケージの製造方法
KR20160120011A (ko) 인쇄회로기판, 그 제조방법, 및 전자부품 모듈
JP2016063130A (ja) プリント配線板および半導体パッケージ
US8058723B2 (en) Package structure in which coreless substrate has direct electrical connections to semiconductor chip and manufacturing method thereof
JP2017034059A (ja) プリント配線板、半導体パッケージおよびプリント配線板の製造方法
TW201536130A (zh) 內建零件的配線基板及其製造方法
JP2017143096A (ja) 配線基板、半導体装置及び配線基板の製造方法
JP2005011883A (ja) 配線基板、半導体装置および配線基板の製造方法
JP6626687B2 (ja) 配線基板、半導体装置及び配線基板の製造方法
JP2008311508A (ja) 電子部品パッケージおよびその製造方法
JP2016051747A (ja) 配線基板
JP5860256B2 (ja) 配線基板
CN117096126A (zh) 封装基板及其制法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220316

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220316

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20230127

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230221

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230315

R150 Certificate of patent or registration of utility model

Ref document number: 7247046

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150