JP6286292B2 - 不揮発性半導体記憶装置 - Google Patents
不揮発性半導体記憶装置 Download PDFInfo
- Publication number
- JP6286292B2 JP6286292B2 JP2014127706A JP2014127706A JP6286292B2 JP 6286292 B2 JP6286292 B2 JP 6286292B2 JP 2014127706 A JP2014127706 A JP 2014127706A JP 2014127706 A JP2014127706 A JP 2014127706A JP 6286292 B2 JP6286292 B2 JP 6286292B2
- Authority
- JP
- Japan
- Prior art keywords
- movable charge
- active region
- movable
- charge collection
- memory device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Layout of the interconnection structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/10—EEPROM devices comprising charge-trapping gate insulators characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
- H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/351—Substrate regions of field-effect devices
- H10D62/357—Substrate regions of field-effect devices of FETs
- H10D62/364—Substrate regions of field-effect devices of FETs of IGFETs
- H10D62/378—Contact regions to the substrate regions
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Geometry (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014127706A JP6286292B2 (ja) | 2014-06-20 | 2014-06-20 | 不揮発性半導体記憶装置 |
| US15/319,875 US10680001B2 (en) | 2014-06-20 | 2015-06-17 | Non-volatile semiconductor memory device |
| PCT/JP2015/067412 WO2015194582A1 (ja) | 2014-06-20 | 2015-06-17 | 不揮発性半導体記憶装置 |
| TW104119865A TWI646662B (zh) | 2014-06-20 | 2015-06-18 | Non-volatile semiconductor memory device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014127706A JP6286292B2 (ja) | 2014-06-20 | 2014-06-20 | 不揮発性半導体記憶装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2016009692A JP2016009692A (ja) | 2016-01-18 |
| JP2016009692A5 JP2016009692A5 (enExample) | 2017-07-20 |
| JP6286292B2 true JP6286292B2 (ja) | 2018-02-28 |
Family
ID=54935562
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014127706A Active JP6286292B2 (ja) | 2014-06-20 | 2014-06-20 | 不揮発性半導体記憶装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US10680001B2 (enExample) |
| JP (1) | JP6286292B2 (enExample) |
| TW (1) | TWI646662B (enExample) |
| WO (1) | WO2015194582A1 (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9847133B2 (en) * | 2016-01-19 | 2017-12-19 | Ememory Technology Inc. | Memory array capable of performing byte erase operation |
| DE112017004038T5 (de) * | 2016-08-09 | 2019-05-02 | Nidec Corporation | Motor |
| KR20180120870A (ko) | 2017-04-27 | 2018-11-07 | 삼성전자주식회사 | 반도체 소자 |
| JP7462389B2 (ja) * | 2019-07-18 | 2024-04-05 | ローム株式会社 | 不揮発性半導体記憶装置 |
| KR102864662B1 (ko) | 2020-12-30 | 2025-09-25 | 에스케이하이닉스 주식회사 | 비휘발성 메모리 장치 |
Family Cites Families (66)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0713858B2 (ja) * | 1988-08-30 | 1995-02-15 | 三菱電機株式会社 | 半導体記憶装置 |
| US5204835A (en) * | 1990-06-13 | 1993-04-20 | Waferscale Integration Inc. | Eprom virtual ground array |
| JPH07123145B2 (ja) * | 1990-06-27 | 1995-12-25 | 株式会社東芝 | 半導体集積回路 |
| KR100477494B1 (ko) * | 1995-01-31 | 2005-03-23 | 가부시끼가이샤 히다치 세이사꾸쇼 | 반도체 메모리 장치 |
| US5579259A (en) * | 1995-05-31 | 1996-11-26 | Sandisk Corporation | Low voltage erase of a flash EEPROM system having a common erase electrode for two individually erasable sectors |
| US5903495A (en) * | 1996-03-18 | 1999-05-11 | Kabushiki Kaisha Toshiba | Semiconductor device and memory system |
| KR100215866B1 (ko) * | 1996-04-12 | 1999-08-16 | 구본준 | 커패시터가 없는 디램 및 그의 제조방법 |
| TW428319B (en) * | 1996-05-31 | 2001-04-01 | United Microelectronics Corp | High-density contactless flash memory on silicon above an insulator and its manufacturing method |
| JPH10189766A (ja) * | 1996-10-29 | 1998-07-21 | Hitachi Ltd | 半導体集積回路装置およびその製造方法ならびに半導体ウエハおよびその製造方法 |
| JPH1187659A (ja) * | 1997-09-05 | 1999-03-30 | Mitsubishi Electric Corp | 不揮発性半導体記憶装置 |
| JP2001135816A (ja) * | 1999-11-10 | 2001-05-18 | Nec Corp | 半導体装置及びその製造方法 |
| JP3633853B2 (ja) * | 2000-06-09 | 2005-03-30 | Necエレクトロニクス株式会社 | フラッシュメモリの消去動作制御方法およびフラッシュメモリの消去動作制御装置 |
| US6438030B1 (en) * | 2000-08-15 | 2002-08-20 | Motorola, Inc. | Non-volatile memory, method of manufacture, and method of programming |
| JP3916862B2 (ja) * | 2000-10-03 | 2007-05-23 | 株式会社東芝 | 不揮発性半導体メモリ装置 |
| JP2002368144A (ja) * | 2001-06-13 | 2002-12-20 | Hitachi Ltd | 不揮発性半導体記憶装置およびその製造方法 |
| US6556471B2 (en) * | 2001-06-27 | 2003-04-29 | Intel Corporation | VDD modulated SRAM for highly scaled, high performance cache |
| US6925008B2 (en) * | 2001-09-29 | 2005-08-02 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device with a memory unit including not more than two memory cell transistors |
| TW536818B (en) * | 2002-05-03 | 2003-06-11 | Ememory Technology Inc | Single-poly EEPROM |
| JP3906177B2 (ja) * | 2002-05-10 | 2007-04-18 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| JP4534412B2 (ja) * | 2002-06-26 | 2010-09-01 | 株式会社ニコン | 固体撮像装置 |
| US7470944B2 (en) | 2002-06-26 | 2008-12-30 | Nikon Corporation | Solid-state image sensor |
| JP2004241558A (ja) * | 2003-02-05 | 2004-08-26 | Toshiba Corp | 不揮発性半導体記憶装置及びその製造方法、半導体集積回路及び不揮発性半導体記憶装置システム |
| US6909639B2 (en) * | 2003-04-22 | 2005-06-21 | Nexflash Technologies, Inc. | Nonvolatile memory having bit line discharge, and method of operation thereof |
| JP4537680B2 (ja) * | 2003-08-04 | 2010-09-01 | 株式会社東芝 | 不揮発性半導体記憶装置及びその動作方法、製造方法、半導体集積回路及びシステム |
| KR100549591B1 (ko) * | 2003-11-05 | 2006-02-08 | 매그나칩 반도체 유한회사 | 비휘발성 메모리 소자 및 그의 제조 방법 |
| JP2005175411A (ja) | 2003-12-12 | 2005-06-30 | Genusion:Kk | 半導体装置、及びその製造方法 |
| US7538338B2 (en) * | 2004-09-03 | 2009-05-26 | Unity Semiconductor Corporation | Memory using variable tunnel barrier widths |
| US7042044B2 (en) * | 2004-02-18 | 2006-05-09 | Koucheng Wu | Nor-type channel-program channel-erase contactless flash memory on SOI |
| US7046552B2 (en) * | 2004-03-17 | 2006-05-16 | Actrans System Incorporation, Usa | Flash memory with enhanced program and erase coupling and process of fabricating the same |
| JP2005268621A (ja) * | 2004-03-19 | 2005-09-29 | Toshiba Corp | 半導体集積回路装置 |
| JP4331053B2 (ja) * | 2004-05-27 | 2009-09-16 | 株式会社東芝 | 半導体記憶装置 |
| JP2006019570A (ja) * | 2004-07-02 | 2006-01-19 | Renesas Technology Corp | 不揮発性半導体記憶装置およびその製造方法 |
| JP4709523B2 (ja) * | 2004-10-14 | 2011-06-22 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| US7528447B2 (en) * | 2005-04-06 | 2009-05-05 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory and method for controlling a non-volatile semiconductor memory |
| JP4591691B2 (ja) * | 2005-06-07 | 2010-12-01 | セイコーエプソン株式会社 | 半導体装置 |
| KR100833427B1 (ko) * | 2005-06-30 | 2008-05-29 | 주식회사 하이닉스반도체 | 데이터 보존 특성을 향상시킬 수 있는 플래시 메모리 소자 |
| US7495294B2 (en) * | 2005-12-21 | 2009-02-24 | Sandisk Corporation | Flash devices with shared word lines |
| US7951669B2 (en) * | 2006-04-13 | 2011-05-31 | Sandisk Corporation | Methods of making flash memory cell arrays having dual control gates per memory cell charge storage element |
| US20070247915A1 (en) * | 2006-04-21 | 2007-10-25 | Intersil Americas Inc. | Multiple time programmable (MTP) PMOS floating gate-based non-volatile memory device for a general-purpose CMOS technology with thick gate oxide |
| US7598561B2 (en) * | 2006-05-05 | 2009-10-06 | Silicon Storage Technolgy, Inc. | NOR flash memory |
| JP2008034456A (ja) * | 2006-07-26 | 2008-02-14 | Toshiba Corp | 不揮発性半導体記憶装置 |
| US8750041B2 (en) * | 2006-09-05 | 2014-06-10 | Semiconductor Components Industries, Llc | Scalable electrically erasable and programmable memory |
| US8325530B2 (en) * | 2006-10-03 | 2012-12-04 | Macronix International Co., Ltd. | Cell operation methods using gate-injection for floating gate NAND flash memory |
| US7903465B2 (en) * | 2007-04-24 | 2011-03-08 | Intersil Americas Inc. | Memory array of floating gate-based non-volatile memory cells |
| US8320191B2 (en) * | 2007-08-30 | 2012-11-27 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
| US7800159B2 (en) * | 2007-10-24 | 2010-09-21 | Silicon Storage Technology, Inc. | Array of contactless non-volatile memory cells |
| US8072811B2 (en) * | 2008-05-07 | 2011-12-06 | Aplus Flash Technology, Inc, | NAND based NMOS NOR flash memory cell, a NAND based NMOS NOR flash memory array, and a method of forming a NAND based NMOS NOR flash memory array |
| WO2010067407A1 (ja) * | 2008-12-08 | 2010-06-17 | ハングリー・シー・アセッツ・エル・エル・ピー | 半導体記憶デバイスおよびその製造方法 |
| US8026544B2 (en) * | 2009-03-30 | 2011-09-27 | Sandisk Technologies Inc. | Fabricating and operating a memory array having a multi-level cell region and a single-level cell region |
| JP5306036B2 (ja) * | 2009-04-21 | 2013-10-02 | 株式会社東芝 | 不揮発性半導体記憶装置およびその製造方法 |
| US7919368B2 (en) * | 2009-05-29 | 2011-04-05 | Texas Instruments Incorporated | Area-efficient electrically erasable programmable memory cell |
| JP2011009454A (ja) * | 2009-06-25 | 2011-01-13 | Renesas Electronics Corp | 半導体装置 |
| US8958245B2 (en) * | 2010-06-17 | 2015-02-17 | Ememory Technology Inc. | Logic-based multiple time programming memory cell compatible with generic CMOS processes |
| US8957480B2 (en) * | 2011-03-04 | 2015-02-17 | Renesas Electronics Corporation | Semiconductor device including dummy transistors with reduced off-leakage current |
| JP2012204896A (ja) * | 2011-03-24 | 2012-10-22 | Toshiba Corp | 不揮発プログラマブルロジックスイッチ |
| JP2013077780A (ja) * | 2011-09-30 | 2013-04-25 | Seiko Instruments Inc | 半導体記憶装置及び半導体記憶素子 |
| US9025358B2 (en) * | 2011-10-13 | 2015-05-05 | Zeno Semiconductor Inc | Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating |
| US8488388B2 (en) * | 2011-11-01 | 2013-07-16 | Silicon Storage Technology, Inc. | Method of programming a split gate non-volatile floating gate memory cell having a separate erase gate |
| US8981445B2 (en) * | 2012-02-28 | 2015-03-17 | Texas Instruments Incorporated | Analog floating-gate memory with N-channel and P-channel MOS transistors |
| JP5556873B2 (ja) * | 2012-10-19 | 2014-07-23 | 株式会社フローディア | 不揮発性半導体記憶装置 |
| US9218881B2 (en) * | 2012-10-23 | 2015-12-22 | Sandisk Technologies Inc. | Flash memory blocks with extended data retention |
| US9159406B2 (en) * | 2012-11-02 | 2015-10-13 | Sandisk Technologies Inc. | Single-level cell endurance improvement with pre-defined blocks |
| KR101950357B1 (ko) * | 2012-11-30 | 2019-02-20 | 에스케이하이닉스 주식회사 | 비휘발성 메모리 장치 및 그 제조방법 |
| JP6078327B2 (ja) * | 2012-12-19 | 2017-02-08 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| US9029922B2 (en) * | 2013-03-09 | 2015-05-12 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
| US9406689B2 (en) * | 2013-07-31 | 2016-08-02 | Qualcomm Incorporated | Logic finFET high-K/conductive gate embedded multiple time programmable flash memory |
-
2014
- 2014-06-20 JP JP2014127706A patent/JP6286292B2/ja active Active
-
2015
- 2015-06-17 US US15/319,875 patent/US10680001B2/en active Active
- 2015-06-17 WO PCT/JP2015/067412 patent/WO2015194582A1/ja not_active Ceased
- 2015-06-18 TW TW104119865A patent/TWI646662B/zh active
Also Published As
| Publication number | Publication date |
|---|---|
| TWI646662B (zh) | 2019-01-01 |
| US20170133391A1 (en) | 2017-05-11 |
| TW201611196A (zh) | 2016-03-16 |
| WO2015194582A1 (ja) | 2015-12-23 |
| JP2016009692A (ja) | 2016-01-18 |
| US10680001B2 (en) | 2020-06-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12089410B2 (en) | Semiconductor memory device and method for manufacturing the same | |
| US10868021B2 (en) | Semiconductor memory devices | |
| US9847343B2 (en) | Charge trapping nonvolatile memory devices, methods of fabricating the same, and methods of operating the same | |
| US10068913B2 (en) | Three dimensional semiconductor devices | |
| US10770159B2 (en) | Antifuse device and method of operating the same | |
| JP6286292B2 (ja) | 不揮発性半導体記憶装置 | |
| US12283310B2 (en) | Memory device with single-transistor DRAM cells with no capacitors, and memory cells stacked in the vertical direction using gate-all-around (GAA) technology | |
| US20220328509A1 (en) | Bit-erasable embedded select in trench memory (estm) | |
| US9368507B2 (en) | Semiconductor structure | |
| US8059469B2 (en) | Semiconductor device including driving transistors | |
| JP7081892B2 (ja) | 半導体メモリの製造方法 | |
| CN109075171B (zh) | 非易失性半导体存储装置 | |
| US9153593B1 (en) | Nonvolatile memory device having single-layer gate, method of operating the same, and memory cell array thereof | |
| KR102128665B1 (ko) | Nor형 플래시 메모리 및 이의 제조 방법 | |
| TWI597827B (zh) | 非揮發性半導體記憶裝置 | |
| US7440311B2 (en) | Single-poly non-volatile memory cell | |
| KR20140106239A (ko) | 반도체 장치 | |
| US20100052054A1 (en) | Method of manufacturing semiconductor device | |
| US20240172430A1 (en) | Storage cell, storage block, and memory | |
| CN119364758A (zh) | 包括掩埋栅结构的半导体器件 | |
| KR20250049196A (ko) | 다중 소스 라인들을 포함하는 메모리 디바이스 및 이를 형성하는 방법들 | |
| KR20230014005A (ko) | 가변 저항 구조물을 포함하는 3차원 구조의 반도체 장치 | |
| CN117998837A (zh) | 半导体结构及其形成方法、存储器 | |
| KR101275109B1 (ko) | 차폐전극으로 분리된 트윈-핀을 갖는 비휘발성 메모리 소자 및 이를 이용한 낸드 플래시 메모리 어레이 | |
| JP2010027679A (ja) | 不揮発性メモリセル及びその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170609 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20170609 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170815 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20171013 |
|
| RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20171018 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20171208 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180116 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20180205 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6286292 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |