JP5436335B2 - 走査線駆動回路 - Google Patents

走査線駆動回路 Download PDF

Info

Publication number
JP5436335B2
JP5436335B2 JP2010119118A JP2010119118A JP5436335B2 JP 5436335 B2 JP5436335 B2 JP 5436335B2 JP 2010119118 A JP2010119118 A JP 2010119118A JP 2010119118 A JP2010119118 A JP 2010119118A JP 5436335 B2 JP5436335 B2 JP 5436335B2
Authority
JP
Japan
Prior art keywords
driving circuit
line driving
unit shift
shift register
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2010119118A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011248944A5 (enExample
JP2011248944A (ja
Inventor
洋一 飛田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2010119118A priority Critical patent/JP5436335B2/ja
Priority to US13/022,875 priority patent/US20110291712A1/en
Publication of JP2011248944A publication Critical patent/JP2011248944A/ja
Publication of JP2011248944A5 publication Critical patent/JP2011248944A5/ja
Application granted granted Critical
Publication of JP5436335B2 publication Critical patent/JP5436335B2/ja
Priority to US15/395,547 priority patent/US10762865B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
    • G11C27/04—Shift registers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0871—Several active elements per pixel in active matrix panels with level shifting
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Shift Register Type Memory (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)
JP2010119118A 2010-05-25 2010-05-25 走査線駆動回路 Active JP5436335B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2010119118A JP5436335B2 (ja) 2010-05-25 2010-05-25 走査線駆動回路
US13/022,875 US20110291712A1 (en) 2010-05-25 2011-02-08 Scanning-line drive circuit
US15/395,547 US10762865B2 (en) 2010-05-25 2016-12-30 Scanning-line drive circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010119118A JP5436335B2 (ja) 2010-05-25 2010-05-25 走査線駆動回路

Publications (3)

Publication Number Publication Date
JP2011248944A JP2011248944A (ja) 2011-12-08
JP2011248944A5 JP2011248944A5 (enExample) 2013-06-27
JP5436335B2 true JP5436335B2 (ja) 2014-03-05

Family

ID=45021580

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010119118A Active JP5436335B2 (ja) 2010-05-25 2010-05-25 走査線駆動回路

Country Status (2)

Country Link
US (2) US20110291712A1 (enExample)
JP (1) JP5436335B2 (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8531224B2 (en) * 2009-11-04 2013-09-10 Sharp Kabushiki Kaisha Shift register, scanning signal line drive circuit provided with same, and display device
BR112012011605A2 (pt) * 2009-11-04 2016-06-28 Sharp Kk registrador de deslocamento, circuito de transmissão de linha de sinal de varredura fornecido com o mesmo, e dispositivo de exibição
KR101975864B1 (ko) * 2012-10-25 2019-05-08 삼성디스플레이 주식회사 주사 구동 장치 및 그 리페어 방법
KR102127988B1 (ko) * 2013-04-22 2020-06-30 에스케이하이닉스 주식회사 반도체 장치 및 그를 포함하는 반도체 시스템
US9171600B2 (en) 2013-09-04 2015-10-27 Naoki Shimizu Semiconductor memory device
JP6599100B2 (ja) * 2013-12-24 2019-10-30 エルジー ディスプレイ カンパニー リミテッド 表示装置用の駆動回路および表示装置
CN104064160B (zh) * 2014-07-17 2016-06-15 深圳市华星光电技术有限公司 具有自我补偿功能的栅极驱动电路
JP6521794B2 (ja) * 2014-09-03 2019-05-29 株式会社半導体エネルギー研究所 半導体装置、及び電子機器
JP6405455B2 (ja) * 2015-04-23 2018-10-17 オリンパス株式会社 撮像装置、内視鏡、および内視鏡システム
CN105469763B (zh) * 2015-12-28 2018-09-11 深圳市华星光电技术有限公司 栅极驱动单元、栅极驱动电路及显示装置
US11107388B2 (en) * 2016-04-29 2021-08-31 Lg Display Co., Ltd. Gate driving circuit and display device using the same
US10424266B2 (en) * 2016-11-30 2019-09-24 Lg Display Co., Ltd. Gate driving circuit and display device using the same
CN107657983B (zh) * 2017-11-09 2024-03-26 京东方科技集团股份有限公司 移位寄存器单元、驱动方法、栅极驱动电路及显示装置
US11170707B2 (en) 2018-02-14 2021-11-09 Hefei Xinsheng Optoelectronics Technology Co., Ltd. Shift register unit, gate driving circuit, display device and driving method
CN109935196B (zh) * 2018-02-14 2020-12-01 京东方科技集团股份有限公司 移位寄存器单元、栅极驱动电路、显示装置以及驱动方法
CN109935197B (zh) 2018-02-14 2021-02-26 京东方科技集团股份有限公司 移位寄存器单元、栅极驱动电路、显示装置以及驱动方法
CN108492791B (zh) * 2018-03-26 2019-10-11 京东方科技集团股份有限公司 一种显示驱动电路及其控制方法、显示装置
TWI698852B (zh) * 2018-08-23 2020-07-11 友達光電股份有限公司 顯示裝置及其驅動方法
CN109448646B (zh) * 2018-11-23 2021-03-05 合肥鑫晟光电科技有限公司 移位寄存器及其驱动方法、驱动电路、面板的驱动方法
TWI708227B (zh) * 2019-08-27 2020-10-21 友達光電股份有限公司 雙向閘極驅動陣列電路
JP2022117207A (ja) * 2021-01-29 2022-08-10 シャープディスプレイテクノロジー株式会社 双方向シフトレジスタおよびそれを備える表示装置
CN113192454B (zh) * 2021-05-14 2023-08-01 武汉天马微电子有限公司 扫描驱动电路、方法、显示面板和显示装置
CN119380639A (zh) * 2023-07-18 2025-01-28 武汉华星光电技术有限公司 栅极驱动电路及显示面板
US12131716B1 (en) * 2023-10-17 2024-10-29 Novatek Microelectronics Corp. Gate line driver for display panel

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US200A (en) * 1837-05-22 Geoege
EP0808021B1 (en) * 1996-05-15 2000-07-26 STMicroelectronics S.r.l. Clock generator having three periods, selectable using a binary synchronization signal
JP2002162928A (ja) 2000-11-28 2002-06-07 Nec Corp 走査回路
GB2397710A (en) * 2003-01-25 2004-07-28 Sharp Kk A shift register for an LCD driver, comprising reset-dominant RS flip-flops
JP2006269002A (ja) 2005-03-25 2006-10-05 Sanyo Epson Imaging Devices Corp シフトレジスタ回路
JP4912023B2 (ja) * 2006-04-25 2012-04-04 三菱電機株式会社 シフトレジスタ回路
JP5079350B2 (ja) * 2006-04-25 2012-11-21 三菱電機株式会社 シフトレジスタ回路
JP2007317288A (ja) * 2006-05-25 2007-12-06 Mitsubishi Electric Corp シフトレジスタ回路およびそれを備える画像表示装置
KR101296624B1 (ko) * 2006-06-26 2013-08-14 엘지디스플레이 주식회사 액정 표시장치의 구동장치와 그 구동방법
JP5525685B2 (ja) * 2006-10-17 2014-06-18 株式会社半導体エネルギー研究所 半導体装置及び電子機器

Also Published As

Publication number Publication date
US20110291712A1 (en) 2011-12-01
US20170110077A1 (en) 2017-04-20
US10762865B2 (en) 2020-09-01
JP2011248944A (ja) 2011-12-08

Similar Documents

Publication Publication Date Title
JP5473686B2 (ja) 走査線駆動回路
US10762865B2 (en) Scanning-line drive circuit
JP5419762B2 (ja) シフトレジスタ回路
JP5436324B2 (ja) シフトレジスタ回路
JP5710046B2 (ja) シフトレジスタ回路
JP5188382B2 (ja) シフトレジスタ回路
JP5128102B2 (ja) シフトレジスタ回路およびそれを備える画像表示装置
JP4912186B2 (ja) シフトレジスタ回路およびそれを備える画像表示装置
JP4912000B2 (ja) シフトレジスタ回路およびそれを備える画像表示装置
JP4912023B2 (ja) シフトレジスタ回路
JP5132884B2 (ja) シフトレジスタ回路およびそれを備える画像表示装置
JP2010086640A (ja) シフトレジスタ回路
JP2010033690A (ja) シフトレジスタ回路
JP2008251094A (ja) シフトレジスタ回路およびそれを備える画像表示装置
JP2009134814A (ja) シフトレジスタおよびそれを備える画像表示装置
JP2010086637A (ja) シフトレジスタ回路およびそれを備える画像表示装置
JP5094757B2 (ja) 初期リセット信号生成回路
JP5219958B2 (ja) スタートパルス生成回路
JP2010108567A (ja) シフトレジスタ回路
JP5610778B2 (ja) 走査線駆動回路
JP5457251B2 (ja) 電気光学装置
JP5165777B2 (ja) シフトレジスタ回路およびそれを備える画像表示装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130510

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20130510

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130821

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130827

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20131018

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131112

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131210

R150 Certificate of patent or registration of utility model

Ref document number: 5436335

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250