JP5193913B2 - CVD−Ru膜の形成方法および半導体装置の製造方法 - Google Patents
CVD−Ru膜の形成方法および半導体装置の製造方法 Download PDFInfo
- Publication number
- JP5193913B2 JP5193913B2 JP2009059605A JP2009059605A JP5193913B2 JP 5193913 B2 JP5193913 B2 JP 5193913B2 JP 2009059605 A JP2009059605 A JP 2009059605A JP 2009059605 A JP2009059605 A JP 2009059605A JP 5193913 B2 JP5193913 B2 JP 5193913B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- gas
- cvd
- annealing
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/42—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/425—Barrier, adhesion or liner layers
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/06—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material
- C23C16/16—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material from metal carbonyl compounds
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/06—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material
- C23C16/18—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material from metallo-organic compounds
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/56—After-treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/42—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
- H10P14/43—Chemical deposition, e.g. chemical vapour deposition [CVD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
- H10W20/035—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics combinations of barrier, adhesion or liner layers, e.g. multi-layered barrier layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/042—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers the barrier, adhesion or liner layers being seed or nucleation layers
- H10W20/043—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers the barrier, adhesion or liner layers being seed or nucleation layers for electroplating
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/052—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers by treatments not introducing additional elements therein
- H10W20/0526—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers by treatments not introducing additional elements therein by thermal treatment thereof
Landscapes
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Chemical Vapour Deposition (AREA)
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009059605A JP5193913B2 (ja) | 2009-03-12 | 2009-03-12 | CVD−Ru膜の形成方法および半導体装置の製造方法 |
| KR1020117021177A KR101291821B1 (ko) | 2009-03-12 | 2010-02-25 | CVD-Ru막의 형성 방법 및 반도체 장치의 제조 방법 |
| PCT/JP2010/052938 WO2010103930A1 (ja) | 2009-03-12 | 2010-02-25 | CVD-Ru膜の形成方法および半導体装置の製造方法 |
| CN2010800112191A CN102349138A (zh) | 2009-03-12 | 2010-02-25 | CVD-Ru膜的形成方法和半导体装置的制造方法 |
| TW99107153A TWI467044B (zh) | 2009-03-12 | 2010-03-11 | CVD-Ru film formation method and manufacturing method of semiconductor device |
| US13/230,351 US20120064717A1 (en) | 2009-03-12 | 2011-09-12 | Method for forming cvd-ru film and method for manufacturing semiconductor devices |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009059605A JP5193913B2 (ja) | 2009-03-12 | 2009-03-12 | CVD−Ru膜の形成方法および半導体装置の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2010212601A JP2010212601A (ja) | 2010-09-24 |
| JP2010212601A5 JP2010212601A5 (https=) | 2012-03-29 |
| JP5193913B2 true JP5193913B2 (ja) | 2013-05-08 |
Family
ID=42728220
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009059605A Expired - Fee Related JP5193913B2 (ja) | 2009-03-12 | 2009-03-12 | CVD−Ru膜の形成方法および半導体装置の製造方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US20120064717A1 (https=) |
| JP (1) | JP5193913B2 (https=) |
| KR (1) | KR101291821B1 (https=) |
| CN (1) | CN102349138A (https=) |
| TW (1) | TWI467044B (https=) |
| WO (1) | WO2010103930A1 (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US12004295B2 (en) | 2018-01-29 | 2024-06-04 | Corning Incorporated | Articles including metallized vias |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2012133400A1 (ja) * | 2011-03-30 | 2012-10-04 | 東京エレクトロン株式会社 | Cu配線の形成方法 |
| US20130146468A1 (en) * | 2011-12-08 | 2013-06-13 | Applied Materials, Inc. | Chemical vapor deposition (cvd) of ruthenium films and applications for same |
| US8517769B1 (en) | 2012-03-16 | 2013-08-27 | Globalfoundries Inc. | Methods of forming copper-based conductive structures on an integrated circuit device |
| US8673766B2 (en) * | 2012-05-21 | 2014-03-18 | Globalfoundries Inc. | Methods of forming copper-based conductive structures by forming a copper-based seed layer having an as-deposited thickness profile and thereafter performing an etching process and electroless copper deposition |
| JP2014017345A (ja) * | 2012-07-09 | 2014-01-30 | Tokyo Electron Ltd | Cu配線の形成方法 |
| JP2015160963A (ja) | 2014-02-26 | 2015-09-07 | 東京エレクトロン株式会社 | ルテニウム膜の成膜方法および成膜装置、ならびに半導体装置の製造方法 |
| KR102382054B1 (ko) | 2014-11-05 | 2022-04-01 | 코닝 인코포레이티드 | 상향식 전해 도금 방법 |
| JP6467239B2 (ja) | 2015-02-16 | 2019-02-06 | 東京エレクトロン株式会社 | ルテニウム膜の成膜方法、成膜装置及び半導体装置の製造方法 |
| KR102324826B1 (ko) | 2015-04-02 | 2021-11-11 | 삼성전자주식회사 | 배선 구조물, 배선 구조물 형성 방법 및 반도체 장치의 제조 방법 |
| JP6419644B2 (ja) | 2015-05-21 | 2018-11-07 | 東京エレクトロン株式会社 | 金属ナノドットの形成方法、金属ナノドット形成装置及び半導体装置の製造方法 |
| US9805976B2 (en) | 2016-01-08 | 2017-10-31 | Applied Materials, Inc. | Co or Ni and Cu integration for small and large features in integrated circuits |
| WO2017143180A1 (en) * | 2016-02-19 | 2017-08-24 | Tokyo Electron Limited | Ruthenium metal deposition method for electrical connections |
| US20170241019A1 (en) * | 2016-02-22 | 2017-08-24 | Ultratech, Inc. | Pe-ald methods with reduced quartz-based contamination |
| JP6470876B2 (ja) * | 2016-05-16 | 2019-02-13 | 株式会社アルバック | Cu膜の形成方法 |
| JP6785130B2 (ja) * | 2016-07-06 | 2020-11-18 | 東京エレクトロン株式会社 | ルテニウム配線およびその製造方法 |
| JP6807251B2 (ja) | 2017-03-02 | 2021-01-06 | 東京エレクトロン株式会社 | ルテニウム配線の製造方法 |
| JP7277871B2 (ja) * | 2017-10-04 | 2023-05-19 | 東京エレクトロン株式会社 | 相互接続のためのルテニウム金属機能フィリング |
| JP2020147772A (ja) * | 2019-03-11 | 2020-09-17 | 東京エレクトロン株式会社 | 成膜装置及び成膜方法 |
| US20220139776A1 (en) * | 2020-11-03 | 2022-05-05 | Tokyo Electron Limited | Method for filling recessed features in semiconductor devices with a low-resistivity metal |
| JP2022152438A (ja) * | 2021-03-29 | 2022-10-12 | 東京エレクトロン株式会社 | ルテニウム膜の成膜方法及び処理装置 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100389913B1 (ko) * | 1999-12-23 | 2003-07-04 | 삼성전자주식회사 | 공정조건을 변화시키면서 화학기상 증착법으로 루테늄막을형성하는 방법 및 그에 의해 형성된 루테늄막 |
| JP4342131B2 (ja) * | 2001-10-30 | 2009-10-14 | 富士通マイクロエレクトロニクス株式会社 | 容量素子の製造方法及び半導体装置の製造方法 |
| JP2005029821A (ja) * | 2003-07-09 | 2005-02-03 | Tokyo Electron Ltd | 成膜方法 |
| US20050069641A1 (en) * | 2003-09-30 | 2005-03-31 | Tokyo Electron Limited | Method for depositing metal layers using sequential flow deposition |
| JP4889227B2 (ja) * | 2005-03-23 | 2012-03-07 | 東京エレクトロン株式会社 | 基板処理方法および成膜方法 |
| US20070069383A1 (en) * | 2005-09-28 | 2007-03-29 | Tokyo Electron Limited | Semiconductor device containing a ruthenium diffusion barrier and method of forming |
| JP2008041700A (ja) * | 2006-08-01 | 2008-02-21 | Tokyo Electron Ltd | 成膜方法、成膜装置及び記憶媒体 |
| US7476615B2 (en) * | 2006-11-01 | 2009-01-13 | Intel Corporation | Deposition process for iodine-doped ruthenium barrier layers |
| JP5234718B2 (ja) * | 2007-03-26 | 2013-07-10 | 株式会社アルバック | 半導体装置の製造方法 |
-
2009
- 2009-03-12 JP JP2009059605A patent/JP5193913B2/ja not_active Expired - Fee Related
-
2010
- 2010-02-25 KR KR1020117021177A patent/KR101291821B1/ko active Active
- 2010-02-25 CN CN2010800112191A patent/CN102349138A/zh active Pending
- 2010-02-25 WO PCT/JP2010/052938 patent/WO2010103930A1/ja not_active Ceased
- 2010-03-11 TW TW99107153A patent/TWI467044B/zh active
-
2011
- 2011-09-12 US US13/230,351 patent/US20120064717A1/en not_active Abandoned
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US12004295B2 (en) | 2018-01-29 | 2024-06-04 | Corning Incorporated | Articles including metallized vias |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201043721A (en) | 2010-12-16 |
| WO2010103930A1 (ja) | 2010-09-16 |
| TWI467044B (zh) | 2015-01-01 |
| US20120064717A1 (en) | 2012-03-15 |
| JP2010212601A (ja) | 2010-09-24 |
| CN102349138A (zh) | 2012-02-08 |
| KR101291821B1 (ko) | 2013-07-31 |
| KR20110124304A (ko) | 2011-11-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5193913B2 (ja) | CVD−Ru膜の形成方法および半導体装置の製造方法 | |
| JP6467239B2 (ja) | ルテニウム膜の成膜方法、成膜装置及び半導体装置の製造方法 | |
| JP2010021447A (ja) | 成膜方法及び処理システム | |
| JP6391355B2 (ja) | タングステン膜の成膜方法 | |
| JP4294696B2 (ja) | 半導体装置の製造方法および製造装置、ならびに記憶媒体 | |
| WO2009096264A1 (ja) | 半導体装置の製造方法、半導体装置、電子機器、半導体製造装置及び記憶媒体 | |
| TW200818395A (en) | Manufacturing method and apparatus for semiconductor device, semiconductor device, computer program and storage medium | |
| WO2010147140A1 (ja) | バリヤ層、成膜方法及び処理システム | |
| JP2014236192A (ja) | 酸化マンガン膜の形成方法 | |
| US20250034715A1 (en) | Film forming method | |
| JP2018014477A (ja) | ルテニウム配線およびその製造方法 | |
| KR101730229B1 (ko) | 루테늄막의 성막 방법 및 성막 장치와 반도체 장치의 제조 방법 | |
| CN101496147B (zh) | 热处理方法 | |
| US10096548B2 (en) | Method of manufacturing Cu wiring | |
| CN101689490B (zh) | 成膜方法和处理系统 | |
| JP6584326B2 (ja) | Cu配線の製造方法 | |
| US8697572B2 (en) | Method for forming Cu film and storage medium | |
| JP2017050304A (ja) | 半導体装置の製造方法 | |
| JP6253214B2 (ja) | 半導体装置の製造方法、基板処理装置および記録媒体 | |
| US7846839B2 (en) | Film forming method, semiconductor device manufacturing method, semiconductor device, program and recording medium | |
| JP5938164B2 (ja) | 成膜方法、成膜装置、半導体装置及びその製造方法 | |
| US20250197990A1 (en) | Film formation method and film formation device | |
| JP2012175073A (ja) | 成膜方法および記憶媒体 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120210 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120210 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120327 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120522 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130122 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130204 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5193913 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20160208 Year of fee payment: 3 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |