JP4443728B2 - クロック発生回路 - Google Patents

クロック発生回路 Download PDF

Info

Publication number
JP4443728B2
JP4443728B2 JP2000173475A JP2000173475A JP4443728B2 JP 4443728 B2 JP4443728 B2 JP 4443728B2 JP 2000173475 A JP2000173475 A JP 2000173475A JP 2000173475 A JP2000173475 A JP 2000173475A JP 4443728 B2 JP4443728 B2 JP 4443728B2
Authority
JP
Japan
Prior art keywords
clock
circuit
internal
external
potential
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000173475A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001351381A (ja
JP2001351381A5 (enExample
Inventor
武史 濱本
清広 古谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority to JP2000173475A priority Critical patent/JP4443728B2/ja
Priority to US09/793,999 priority patent/US6417715B2/en
Publication of JP2001351381A publication Critical patent/JP2001351381A/ja
Publication of JP2001351381A5 publication Critical patent/JP2001351381A5/ja
Application granted granted Critical
Publication of JP4443728B2 publication Critical patent/JP4443728B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2000173475A 2000-06-09 2000-06-09 クロック発生回路 Expired - Fee Related JP4443728B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2000173475A JP4443728B2 (ja) 2000-06-09 2000-06-09 クロック発生回路
US09/793,999 US6417715B2 (en) 2000-06-09 2001-02-28 Clock generation circuit generating internal clock of small variation in phase difference from external clock, and semiconductor memory device including such clock generation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000173475A JP4443728B2 (ja) 2000-06-09 2000-06-09 クロック発生回路

Publications (3)

Publication Number Publication Date
JP2001351381A JP2001351381A (ja) 2001-12-21
JP2001351381A5 JP2001351381A5 (enExample) 2007-07-12
JP4443728B2 true JP4443728B2 (ja) 2010-03-31

Family

ID=18675700

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000173475A Expired - Fee Related JP4443728B2 (ja) 2000-06-09 2000-06-09 クロック発生回路

Country Status (2)

Country Link
US (1) US6417715B2 (enExample)
JP (1) JP4443728B2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12040044B2 (en) 2022-02-22 2024-07-16 Kioxia Corporation Semiconductor device and memory system

Families Citing this family (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3362705B2 (ja) * 1999-07-16 2003-01-07 日本電気株式会社 位相調整回路及びこれを内蔵した半導体記憶装置
JP2001068650A (ja) * 1999-08-30 2001-03-16 Hitachi Ltd 半導体集積回路装置
US6621882B2 (en) * 2001-03-02 2003-09-16 General Dynamics Information Systems, Inc. Method and apparatus for adjusting the clock delay in systems with multiple integrated circuits
US7116728B2 (en) * 2001-05-25 2006-10-03 Matsushita Electric Industrial Co., Ltd. Quadrature alignment in communications receivers using dual delay lines
JP2002352582A (ja) * 2001-05-28 2002-12-06 Hitachi Ltd 半導体集積回路装置
US6930524B2 (en) 2001-10-09 2005-08-16 Micron Technology, Inc. Dual-phase delay-locked loop circuit and method
JP2003163592A (ja) * 2001-11-26 2003-06-06 Mitsubishi Electric Corp 位相比較器およびそれを用いたクロック発生回路
US6977529B2 (en) * 2002-03-01 2005-12-20 Ics Technologies, Inc. Differential clock signal detection circuit
KR101035184B1 (ko) 2002-06-10 2011-05-17 가부시키가이샤 어드밴티스트 반도체 시험 장치
US6621316B1 (en) 2002-06-20 2003-09-16 Micron Technology, Inc. Synchronous mirror delay (SMD) circuit and method including a counter and reduced size bi-directional delay line
US6727740B2 (en) 2002-08-29 2004-04-27 Micron Technology, Inc. Synchronous mirror delay (SMD) circuit and method including a ring oscillator for timing coarse and fine delay intervals
JP2004145709A (ja) * 2002-10-25 2004-05-20 Renesas Technology Corp 半導体装置
DE10330796B4 (de) * 2002-10-30 2023-09-14 Hynix Semiconductor Inc. Registergesteuerter Delay Locked Loop mit Beschleunigungsmodus
KR100518547B1 (ko) * 2002-12-28 2005-10-04 삼성전자주식회사 출력 드라이버의 구동력 변화에 따른 내부클락신호의지연을 보상할 수 있는 반도체 메모리 장치의 지연동기루프
KR100564566B1 (ko) * 2003-04-14 2006-03-29 삼성전자주식회사 외부 클럭 신호가 직접 입력되는 지연 동기 루프
US6839301B2 (en) * 2003-04-28 2005-01-04 Micron Technology, Inc. Method and apparatus for improving stability and lock time for synchronous circuits
KR100505686B1 (ko) * 2003-05-26 2005-08-03 삼성전자주식회사 다수의 피시험 소자들을 병렬로 검사하는 테스트 시스템및 테스트 방법
US6937076B2 (en) * 2003-06-11 2005-08-30 Micron Technology, Inc. Clock synchronizing apparatus and method using frequency dependent variable delay
US6975150B2 (en) * 2003-06-27 2005-12-13 Intel Corporation Apparatus and methods to control laser duty cycle
KR100578232B1 (ko) * 2003-10-30 2006-05-12 주식회사 하이닉스반도체 지연 고정 루프
US20050102476A1 (en) * 2003-11-12 2005-05-12 Infineon Technologies North America Corp. Random access memory with optional column address strobe latency of one
KR20060131788A (ko) * 2003-11-20 2006-12-20 주식회사 아도반테스토 가변 지연 회로
US7098714B2 (en) * 2003-12-08 2006-08-29 Micron Technology, Inc. Centralizing the lock point of a synchronous circuit
US7177205B2 (en) * 2004-04-27 2007-02-13 Intel Corporation Distributed loop components
JP4137005B2 (ja) 2004-05-25 2008-08-20 Ｎｅｃエレクトロニクス株式会社 位相同期回路
KR100645461B1 (ko) * 2004-06-30 2006-11-15 주식회사 하이닉스반도체 듀티 싸이클 교정이 가능한 디지털 지연 고정 루프 및그의 제어 방법
US7245551B2 (en) * 2004-08-19 2007-07-17 Micron Technology, Inc. Read command triggered synchronization circuitry
KR100630731B1 (ko) * 2005-01-10 2006-10-02 삼성전자주식회사 클럭 트리에서 온도-전압 변화에 따른 지연시간드리프트를 보상하는 회로를 구비하는 반도체 장치
KR100733471B1 (ko) * 2005-02-28 2007-06-28 주식회사 하이닉스반도체 반도체 기억 소자의 지연 고정 루프 회로 및 그 제어 방법
KR100672033B1 (ko) * 2005-10-14 2007-01-19 삼성전자주식회사 두 개의 입력 기준 클럭을 가지는 지연동기루프회로, 이를포함하는 클럭 신호 발생 회로 및 클럭 신호 발생 방법
KR100706836B1 (ko) 2006-06-07 2007-04-13 주식회사 하이닉스반도체 펄스 발생 장치 및 방법
US7539078B2 (en) * 2006-08-22 2009-05-26 Atmel Corporation Circuits to delay a signal from a memory device
US7433262B2 (en) * 2006-08-22 2008-10-07 Atmel Corporation Circuits to delay a signal from DDR-SDRAM memory device including an automatic phase error correction
US20080048731A1 (en) * 2006-08-25 2008-02-28 Faraday Technology Corp. Comparator and method for operating thereof
KR100854457B1 (ko) 2006-12-29 2008-08-27 주식회사 하이닉스반도체 지연고정루프
US7548471B2 (en) * 2007-09-21 2009-06-16 Qimonda North America Corp. Method and apparatus for adjusting the timing of an electronic circuit
JP5574570B2 (ja) * 2008-02-12 2014-08-20 ピーエスフォー ルクスコ エスエイアールエル 伝送制御回路及びそれを備えた半導体記憶装置
JP2008211809A (ja) * 2008-03-10 2008-09-11 Elpida Memory Inc タイミング調整回路及びそれを備えた半導体装置
KR100985879B1 (ko) 2008-03-21 2010-10-08 주식회사 하이닉스반도체 지연고정루프회로
KR100917630B1 (ko) * 2008-04-30 2009-09-17 주식회사 하이닉스반도체 지연 고정 루프 회로
KR100937949B1 (ko) * 2008-04-30 2010-01-21 주식회사 하이닉스반도체 지연 고정 루프 회로
JP5287858B2 (ja) 2008-07-31 2013-09-11 富士通株式会社 データ転送装置、データ送信装置、データ受信装置およびデータ転送方法
US7864625B2 (en) * 2008-10-02 2011-01-04 International Business Machines Corporation Optimizing SRAM performance over extended voltage or process range using self-timed calibration of local clock generator
KR101605463B1 (ko) * 2009-03-04 2016-03-22 삼성전자 주식회사 피브이티 변동에 둔감한 딜레이 라인을 갖는 지연 고정 루프회로
JP2011044795A (ja) * 2009-08-19 2011-03-03 Renesas Electronics Corp 入力インターフェース回路
US8363485B2 (en) * 2009-09-15 2013-01-29 Qualcomm Incorporated Delay line that tracks setup time of a latching element over PVT
KR101138833B1 (ko) * 2010-05-27 2012-05-11 에스케이하이닉스 주식회사 반도체 장치 및 그의 구동 방법
JP6051500B2 (ja) 2011-03-15 2016-12-27 株式会社リコー 画像読取装置及び電子機器
US8823388B2 (en) * 2011-06-03 2014-09-02 Solid State System Co., Ltd. Calibration circuit and calibration method
US10983554B2 (en) * 2019-02-15 2021-04-20 Wipro Limited Method and system for clock synchronization based on time based control
JP6751460B1 (ja) * 2019-05-30 2020-09-02 華邦電子股▲ふん▼有限公司Ｗｉｎｂｏｎｄ Ｅｌｅｃｔｒｏｎｉｃｓ Ｃｏｒｐ． 疑似スタティックランダムアクセスメモリ及びそのデータ書き込み方法
CN112102859B (zh) * 2019-06-17 2023-08-15 华邦电子股份有限公司 伪静态随机存取存储器及其数据写入方法
KR102832205B1 (ko) 2020-04-10 2025-07-10 삼성전자주식회사 반도체 장치
KR20210141120A (ko) * 2020-05-15 2021-11-23 에스케이하이닉스 주식회사 위상조절동작을 수행하기 위한 시스템
KR102890790B1 (ko) * 2021-08-10 2025-11-26 삼성전자주식회사 반도체 장치 및 메모리 시스템
EP4354250A1 (en) * 2022-10-14 2024-04-17 EM Microelectronic-Marin SA Clock distribution network
CN117995232A (zh) * 2023-07-25 2024-05-07 合芯科技(苏州)有限公司 自定时电路与静态随机存取存储器
CN118783955B (zh) * 2024-07-17 2025-07-01 国电投核力电科(无锡)技术有限公司 一种用于参考时钟相位同步并可精细调节的方法及脉冲发生器

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5771264A (en) * 1996-08-29 1998-06-23 Altera Corporation Digital delay lock loop for clock signal frequency multiplication
JP3792329B2 (ja) 1997-01-20 2006-07-05 聯華電子股▲分▼有限公司 内部クロック発生回路
JPH10190448A (ja) 1996-12-26 1998-07-21 Nippon Steel Corp 位相比較回路及び信号発生回路
US5990714A (en) * 1996-12-26 1999-11-23 United Microelectronics Corporation Clock signal generating circuit using variable delay circuit
JP2954070B2 (ja) * 1997-03-26 1999-09-27 日本電気アイシーマイコンシステム株式会社 デジタルｐｌｌ回路
JP3945894B2 (ja) 1997-04-21 2007-07-18 富士通株式会社 半導体装置及び信号入力状態検出回路
US5969552A (en) * 1998-01-15 1999-10-19 Silicon Image, Inc. Dual loop delay-locked loop
KR100305646B1 (ko) * 1998-05-29 2001-11-30 박종섭 클럭보정회로
US6240046B1 (en) * 1999-02-13 2001-05-29 Integrated Device Technology, Inc. Integrated circuit random access memory capable of reading either one or more than one data word in a single clock cycle

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12040044B2 (en) 2022-02-22 2024-07-16 Kioxia Corporation Semiconductor device and memory system

Also Published As

Publication number Publication date
JP2001351381A (ja) 2001-12-21
US20010052808A1 (en) 2001-12-20
US6417715B2 (en) 2002-07-09

Similar Documents

Publication Publication Date Title
JP4443728B2 (ja) クロック発生回路
US10679683B1 (en) Timing circuit for command path in a memory device
KR100305546B1 (ko) 반도체장치,반도체시스템및디지탈지연회로
US6928007B2 (en) ODT mode conversion circuit and method
KR100837822B1 (ko) Ｄｌｌ 회로 및 그 제어 방법
US7750699B2 (en) Delay locked loop circuit
US8111580B2 (en) Multi-phase duty-cycle corrected clock signal generator and memory having same
US6975149B2 (en) Method and circuit for adjusting the timing of output data based on an operational mode of output drivers
US7227809B2 (en) Clock generator having a delay locked loop and duty cycle correction circuit in a parallel configuration
US7649390B2 (en) Delay locked loop for high speed semiconductor memory device
US6757212B2 (en) Clock synchronous type semiconductor memory device
US6259288B1 (en) Semiconductor integrated circuit having a DLL circuit and a special power supply circuit for the DLL circuit
US11025255B2 (en) Signal generation circuit synchronized with a clock signal and a semiconductor apparatus using the same
US7898308B2 (en) Apparatus and method for trimming static delay of a synchronizing circuit
KR100987359B1 (ko) 데이터 입출력 회로
US7088156B2 (en) Delay-locked loop having a pre-shift phase detector
JP2015012352A (ja) 半導体装置
US7501866B2 (en) Delay locked loop circuit
US7099232B2 (en) Delay locked loop device
KR100701423B1 (ko) 듀티 보정 장치
US5953286A (en) Synchronous DRAM having a high data transfer rate
US20070001724A1 (en) Delay locked loop circuit
US7994833B2 (en) Delay locked loop for high speed semiconductor memory device
US7298188B2 (en) Timing adjustment circuit and memory controller
US6333875B1 (en) Semiconductor circuit with adjustment of double data rate data latch timings

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070524

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070524

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090804

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090930

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100105

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100113

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130122

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130122

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130122

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130122

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140122

Year of fee payment: 4

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees