JP4342895B2 - 熱処理方法及び熱処理装置 - Google Patents

熱処理方法及び熱処理装置 Download PDF

Info

Publication number
JP4342895B2
JP4342895B2 JP2003347420A JP2003347420A JP4342895B2 JP 4342895 B2 JP4342895 B2 JP 4342895B2 JP 2003347420 A JP2003347420 A JP 2003347420A JP 2003347420 A JP2003347420 A JP 2003347420A JP 4342895 B2 JP4342895 B2 JP 4342895B2
Authority
JP
Japan
Prior art keywords
heat treatment
reaction vessel
temperature
water vapor
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003347420A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005116706A (ja
Inventor
晋吾 菱屋
公也 青木
将久 渡邊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Priority to JP2003347420A priority Critical patent/JP4342895B2/ja
Priority to TW093127787A priority patent/TW200522204A/zh
Priority to US10/956,125 priority patent/US7563481B2/en
Priority to KR1020040078885A priority patent/KR100870609B1/ko
Publication of JP2005116706A publication Critical patent/JP2005116706A/ja
Priority to US12/496,349 priority patent/US8122850B2/en
Application granted granted Critical
Publication of JP4342895B2 publication Critical patent/JP4342895B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02296Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02296Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76837Filling up the space between adjacent conductive structures; Gap-filling properties of dielectrics
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • H01L21/02208Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
    • H01L21/02219Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and nitrogen
    • H01L21/02222Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and nitrogen the compound being a silazane
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02282Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Formation Of Insulating Films (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP2003347420A 2003-10-06 2003-10-06 熱処理方法及び熱処理装置 Expired - Fee Related JP4342895B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2003347420A JP4342895B2 (ja) 2003-10-06 2003-10-06 熱処理方法及び熱処理装置
TW093127787A TW200522204A (en) 2003-10-06 2004-09-14 Method and equipment for heat treatment
US10/956,125 US7563481B2 (en) 2003-10-06 2004-10-04 Method and apparatus for processing polysilazane film
KR1020040078885A KR100870609B1 (ko) 2003-10-06 2004-10-05 열처리 방법 및 열처리 장치
US12/496,349 US8122850B2 (en) 2003-10-06 2009-07-01 Method and apparatus for processing polysilazane film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003347420A JP4342895B2 (ja) 2003-10-06 2003-10-06 熱処理方法及び熱処理装置

Publications (2)

Publication Number Publication Date
JP2005116706A JP2005116706A (ja) 2005-04-28
JP4342895B2 true JP4342895B2 (ja) 2009-10-14

Family

ID=34540002

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003347420A Expired - Fee Related JP4342895B2 (ja) 2003-10-06 2003-10-06 熱処理方法及び熱処理装置

Country Status (4)

Country Link
US (2) US7563481B2 (enExample)
JP (1) JP4342895B2 (enExample)
KR (1) KR100870609B1 (enExample)
TW (1) TW200522204A (enExample)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4342895B2 (ja) * 2003-10-06 2009-10-14 東京エレクトロン株式会社 熱処理方法及び熱処理装置
JP5091428B2 (ja) * 2005-06-14 2012-12-05 株式会社東芝 半導体装置の製造方法
JP4901221B2 (ja) * 2006-01-17 2012-03-21 株式会社東芝 半導体装置の製造方法
JP4748042B2 (ja) * 2006-11-30 2011-08-17 東京エレクトロン株式会社 熱処理方法、熱処理装置及び記憶媒体
US20100068542A1 (en) * 2006-12-29 2010-03-18 3M Innovative Properties Company Method of making inorganic or inorganic/organic hybrid films
BRPI0721301A2 (pt) * 2006-12-29 2014-03-25 3M Innovative Properties Co Método para cura de filmes contendo alcóxido metálico
KR100870322B1 (ko) 2007-02-09 2008-11-25 주식회사 하이닉스반도체 반도체 소자의 소자 분리막 형성 방법
KR20080087416A (ko) * 2007-03-27 2008-10-01 주식회사 하이닉스반도체 반도체 메모리 소자의 소자 분리막 형성 방법
JP2009094321A (ja) * 2007-10-10 2009-04-30 Tokyo Electron Ltd ポリシラザン膜の形成方法
US8846169B2 (en) * 2007-12-28 2014-09-30 3M Innovative Properties Company Flexible encapsulating film systems
US8603246B2 (en) * 2008-01-30 2013-12-10 Palo Alto Research Center Incorporated Growth reactor systems and methods for low-temperature synthesis of nanowires
JP5329825B2 (ja) 2008-02-25 2013-10-30 株式会社東芝 半導体装置の製造方法
JP5306669B2 (ja) * 2008-02-29 2013-10-02 AzエレクトロニックマテリアルズIp株式会社 シリカ質膜の形成方法およびそれにより形成されたシリカ質膜
US9481927B2 (en) * 2008-06-30 2016-11-01 3M Innovative Properties Company Method of making inorganic or inorganic/organic hybrid barrier films
JP4944228B2 (ja) * 2009-09-16 2012-05-30 株式会社日立国際電気 基板処理方法及び基板処理装置
JP5634366B2 (ja) * 2011-09-26 2014-12-03 株式会社東芝 成膜装置及び半導体装置の製造方法
CN104428877B (zh) * 2012-07-27 2016-12-07 株式会社日立国际电气 衬底处理装置、半导体器件的制造方法
JP6265130B2 (ja) * 2012-11-22 2018-01-24 信越化学工業株式会社 複合基板の製造方法
JP6137196B2 (ja) * 2012-12-07 2017-05-31 信越化学工業株式会社 インターポーザー用基板及びその製造方法
US9460997B2 (en) 2013-12-31 2016-10-04 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure for semiconductor devices
JP6204213B2 (ja) * 2014-01-28 2017-09-27 東京エレクトロン株式会社 基板処理方法及び基板処理装置
WO2016038664A1 (ja) * 2014-09-08 2016-03-17 三菱電機株式会社 半導体アニール装置
JP2016134569A (ja) * 2015-01-21 2016-07-25 株式会社東芝 半導体製造装置
KR102326377B1 (ko) 2016-06-07 2021-11-15 가부시키가이샤 코쿠사이 엘렉트릭 기판 처리 장치, 반도체 장치의 제조 방법 및 프로그램
KR20210113406A (ko) * 2019-02-05 2021-09-15 어플라이드 머티어리얼스, 인코포레이티드 다중 채널 분할기 스풀
JP7236953B2 (ja) * 2019-08-05 2023-03-10 東京エレクトロン株式会社 成膜装置および成膜方法

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2969034B2 (ja) * 1993-06-18 1999-11-02 東京エレクトロン株式会社 搬送方法および搬送装置
JP2929260B2 (ja) * 1993-12-31 1999-08-03 東京エレクトロン株式会社 塗布膜形成方法及びその装置
JPH07206410A (ja) * 1994-01-17 1995-08-08 Toshiba Corp シリコン窒化膜の形成方法
US5907382A (en) * 1994-12-20 1999-05-25 Kabushiki Kaisha Toshiba Transparent conductive substrate and display apparatus
DE69622928T2 (de) * 1995-05-29 2002-12-12 Fuji Photo Film Co., Ltd. Verfahren zur Herstellung von Schutzschichten aus Siliziumdioxid
JPH10242139A (ja) * 1997-02-27 1998-09-11 Nec Corp 半導体装置の製造方法
JPH10321719A (ja) 1997-05-19 1998-12-04 Hitachi Ltd 半導体集積回路装置およびその製造方法
JPH11105186A (ja) 1997-09-30 1999-04-20 Tonen Corp 低誘電率シリカ質膜
JPH11105187A (ja) * 1997-09-30 1999-04-20 Tonen Corp 高純度シリカ質膜の形成方法及び高純度シリカ質膜
JPH11162970A (ja) * 1997-11-25 1999-06-18 Sony Corp 酸化膜の形成方法
JP3178412B2 (ja) * 1998-04-27 2001-06-18 日本電気株式会社 トレンチ・アイソレーション構造の形成方法
JP3245136B2 (ja) * 1999-09-01 2002-01-07 キヤノン販売株式会社 絶縁膜の膜質改善方法
US20020020433A1 (en) * 1999-12-28 2002-02-21 Asami Suemura Oxidation apparatus and method of cleaning the same
JP5020425B2 (ja) * 2000-04-25 2012-09-05 Azエレクトロニックマテリアルズ株式会社 微細溝をシリカ質材料で埋封する方法
KR100362834B1 (ko) * 2000-05-02 2002-11-29 삼성전자 주식회사 반도체 장치의 산화막 형성 방법 및 이에 의하여 제조된 반도체 장치
KR100783841B1 (ko) * 2000-05-31 2007-12-10 동경 엘렉트론 주식회사 열처리 시스템
JP2002025999A (ja) * 2000-07-06 2002-01-25 Jsr Corp 絶縁膜、絶縁膜形成用材料および絶縁膜の形成方法
CN100395662C (zh) * 2000-08-31 2008-06-18 Az电子材料(日本)株式会社 感光性聚硅氮烷组合物、采用该组合物形成图案的方法及烧结其涂层膜的方法
KR100436495B1 (ko) * 2001-06-07 2004-06-22 삼성전자주식회사 스핀온글래스 조성물을 이용한 반도체 장치의 산화실리콘막 형성방법 및 이를 이용한 반도체 장치의 소자분리 방법
KR100364026B1 (ko) * 2001-02-22 2002-12-11 삼성전자 주식회사 층간 절연막 형성방법
JP3421660B2 (ja) * 2001-05-09 2003-06-30 東京エレクトロン株式会社 熱処理装置及びその方法
JP2004273519A (ja) * 2003-03-05 2004-09-30 Clariant (Japan) Kk トレンチ・アイソレーション構造の形成方法
JP3965167B2 (ja) * 2003-07-04 2007-08-29 東京エレクトロン株式会社 熱処理方法及び熱処理装置
JP4342895B2 (ja) * 2003-10-06 2009-10-14 東京エレクトロン株式会社 熱処理方法及び熱処理装置
JP4748042B2 (ja) * 2006-11-30 2011-08-17 東京エレクトロン株式会社 熱処理方法、熱処理装置及び記憶媒体
JP4944228B2 (ja) * 2009-09-16 2012-05-30 株式会社日立国際電気 基板処理方法及び基板処理装置

Also Published As

Publication number Publication date
KR100870609B1 (ko) 2008-11-25
TW200522204A (en) 2005-07-01
US8122850B2 (en) 2012-02-28
US20070231484A1 (en) 2007-10-04
KR20050033469A (ko) 2005-04-12
TWI362701B (enExample) 2012-04-21
US7563481B2 (en) 2009-07-21
US20090263292A1 (en) 2009-10-22
JP2005116706A (ja) 2005-04-28

Similar Documents

Publication Publication Date Title
JP4342895B2 (ja) 熱処理方法及び熱処理装置
US7951728B2 (en) Method of improving oxide growth rate of selective oxidation processes
CN106463395B (zh) 半导体器件的制造方法、衬底处理装置及记录介质
CN101454881B (zh) 绝缘膜的形成方法和半导体装置的制造方法
TWI440089B (zh) 基板處理方法及基板處理裝置
CN101192531B (zh) 处理聚硅氮烷膜的方法
JP3965167B2 (ja) 熱処理方法及び熱処理装置
WO2007020874A1 (ja) 薄膜形成方法および半導体デバイスの製造方法
JP2009533846A (ja) 膜緻密化及び改善されたギャップ充填のための薄膜の多段階アニール
JP4259247B2 (ja) 成膜方法
JP3578155B2 (ja) 被処理体の酸化方法
WO2010038885A1 (ja) 窒化珪素膜およびその形成方法、コンピュータ読み取り可能な記憶媒体並びにプラズマcvd装置
JP3913638B2 (ja) 熱処理方法及び熱処理装置
JP2001308085A (ja) 熱処理方法
US20250357113A1 (en) Substrate processing method and substrate processing apparatus
JP5276743B2 (ja) アモルファスカーボン膜の形成方法および形成装置
WO2024204032A1 (ja) 膜形成方法及び基板処理装置
TW202526073A (zh) 處理基板之方法及處理基板之裝置
JP2008182194A (ja) 半導体装置の製造方法
JPH06140389A (ja) 絶縁膜の形成方法および絶縁膜形成装置

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060818

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070402

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080122

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080324

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090331

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090515

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090623

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090708

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120717

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4342895

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120717

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150717

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees