JP2016516304A5 - - Google Patents

Download PDF

Info

Publication number
JP2016516304A5
JP2016516304A5 JP2016502429A JP2016502429A JP2016516304A5 JP 2016516304 A5 JP2016516304 A5 JP 2016516304A5 JP 2016502429 A JP2016502429 A JP 2016502429A JP 2016502429 A JP2016502429 A JP 2016502429A JP 2016516304 A5 JP2016516304 A5 JP 2016516304A5
Authority
JP
Japan
Prior art keywords
atmosphere
silicon layer
annealed
handle wafer
temperature
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016502429A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016516304A (ja
JP6373354B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/US2014/027418 external-priority patent/WO2014152510A1/en
Publication of JP2016516304A publication Critical patent/JP2016516304A/ja
Publication of JP2016516304A5 publication Critical patent/JP2016516304A5/ja
Application granted granted Critical
Publication of JP6373354B2 publication Critical patent/JP6373354B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016502429A 2013-03-14 2014-03-14 ライトポイント欠陥と表面粗さを低減するための半導体オンインシュレータウエハの製造方法 Active JP6373354B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201361783928P 2013-03-14 2013-03-14
US61/783,928 2013-03-14
PCT/US2014/027418 WO2014152510A1 (en) 2013-03-14 2014-03-14 Semiconductor-on-insulator wafer manufacturing method for reducing light point defects and surface roughness

Publications (3)

Publication Number Publication Date
JP2016516304A JP2016516304A (ja) 2016-06-02
JP2016516304A5 true JP2016516304A5 (enExample) 2017-04-20
JP6373354B2 JP6373354B2 (ja) 2018-08-15

Family

ID=50440875

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016502429A Active JP6373354B2 (ja) 2013-03-14 2014-03-14 ライトポイント欠陥と表面粗さを低減するための半導体オンインシュレータウエハの製造方法

Country Status (7)

Country Link
US (1) US9202711B2 (enExample)
JP (1) JP6373354B2 (enExample)
KR (1) KR102027205B1 (enExample)
CN (1) CN105431936B (enExample)
DE (1) DE112014001279B4 (enExample)
TW (1) TWI598961B (enExample)
WO (1) WO2014152510A1 (enExample)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102360695B1 (ko) 2014-01-23 2022-02-08 글로벌웨이퍼스 씨오., 엘티디. 고 비저항 soi 웨이퍼 및 그 제조 방법
US9853133B2 (en) * 2014-09-04 2017-12-26 Sunedison Semiconductor Limited (Uen201334164H) Method of manufacturing high resistivity silicon-on-insulator substrate
US9899499B2 (en) 2014-09-04 2018-02-20 Sunedison Semiconductor Limited (Uen201334164H) High resistivity silicon-on-insulator wafer manufacturing method for reducing substrate loss
JP6726180B2 (ja) 2014-11-18 2020-07-22 グローバルウェーハズ カンパニー リミテッドGlobalWafers Co.,Ltd. 高抵抗率半導体・オン・インシュレータウエハおよび製造方法
JP6650463B2 (ja) 2014-11-18 2020-02-19 グローバルウェーハズ カンパニー リミテッドGlobalWafers Co.,Ltd. 電荷トラップ層を備えた高抵抗率の半導体・オン・インシュレーターウェハーの製造方法
WO2016081367A1 (en) 2014-11-18 2016-05-26 Sunedison Semiconductor Limited HIGH RESISTIVITY SILICON-ON-INSULATOR SUBSTRATE COMPRISING A CHARGE TRAPPING LAYER FORMED BY He-N2 CO-IMPLANTATION
EP4120320A1 (en) 2015-03-03 2023-01-18 GlobalWafers Co., Ltd. Charge trapping polycrystalline silicon films on silicon substrates with controllable film stress
US9881832B2 (en) 2015-03-17 2018-01-30 Sunedison Semiconductor Limited (Uen201334164H) Handle substrate for use in manufacture of semiconductor-on-insulator structure and method of manufacturing thereof
CN107408532A (zh) 2015-03-17 2017-11-28 太阳能爱迪生半导体有限公司 用于绝缘体上半导体结构的制造的热稳定电荷捕获层
JP2016201454A (ja) * 2015-04-09 2016-12-01 信越半導体株式会社 Soiウェーハの製造方法
CN107873106B (zh) 2015-06-01 2022-03-18 环球晶圆股份有限公司 制造绝缘体上硅锗的方法
WO2016196060A1 (en) 2015-06-01 2016-12-08 Sunedison Semiconductor Limited A method of manufacturing semiconductor-on-insulator
KR102424963B1 (ko) 2015-07-30 2022-07-25 삼성전자주식회사 집적회로 소자 및 그 제조 방법
JP6749394B2 (ja) 2015-11-20 2020-09-02 グローバルウェーハズ カンパニー リミテッドGlobalWafers Co.,Ltd. 滑らかな半導体表面の製造方法
FR3046877B1 (fr) * 2016-01-14 2018-01-19 Soitec Procede de lissage de la surface d'une structure
US9831115B2 (en) 2016-02-19 2017-11-28 Sunedison Semiconductor Limited (Uen201334164H) Process flow for manufacturing semiconductor on insulator structures in parallel
US10622247B2 (en) 2016-02-19 2020-04-14 Globalwafers Co., Ltd. Semiconductor on insulator structure comprising a buried high resistivity layer
US10468294B2 (en) 2016-02-19 2019-11-05 Globalwafers Co., Ltd. High resistivity silicon-on-insulator substrate comprising a charge trapping layer formed on a substrate with a rough surface
EP3758050A1 (en) 2016-03-07 2020-12-30 GlobalWafers Co., Ltd. Semiconductor on insulator structure comprising a low temperature flowable oxide layer and method of manufacture thereof
WO2017155804A1 (en) 2016-03-07 2017-09-14 Sunedison Semiconductor Limited Method of manufacturing a semiconductor on insulator structure by a pressurized bond treatment
US11114332B2 (en) 2016-03-07 2021-09-07 Globalwafers Co., Ltd. Semiconductor on insulator structure comprising a plasma nitride layer and method of manufacture thereof
WO2017155806A1 (en) 2016-03-07 2017-09-14 Sunedison Semiconductor Limited Semiconductor on insulator structure comprising a plasma oxide layer and method of manufacture thereof
CN111201341B (zh) 2016-06-08 2023-04-04 环球晶圆股份有限公司 具有经改进的机械强度的高电阻率单晶硅锭及晶片
US10269617B2 (en) 2016-06-22 2019-04-23 Globalwafers Co., Ltd. High resistivity silicon-on-insulator substrate comprising an isolation region
EP4723861A2 (en) 2016-10-26 2026-04-08 GlobalWafers Co., Ltd. High resistivity silicon-on-insulator substrate having enhanced charge trapping efficiency
CN115714130A (zh) 2016-12-05 2023-02-24 环球晶圆股份有限公司 高电阻率绝缘体上硅结构及其制造方法
CN114093764B (zh) 2016-12-28 2025-07-22 太阳能爱迪生半导体有限公司 单晶硅晶片
FR3061988B1 (fr) * 2017-01-13 2019-11-01 Soitec Procede de lissage de surface d'un substrat semiconducteur sur isolant
SG11201913769RA (en) 2017-07-14 2020-01-30 Sunedison Semiconductor Ltd Method of manufacture of a semiconductor on insulator structure
WO2019125810A1 (en) 2017-12-21 2019-06-27 Globalwafers Co., Ltd. Method of treating a single crystal silicon ingot to improve the lls ring/core pattern
JP7160943B2 (ja) 2018-04-27 2022-10-25 グローバルウェーハズ カンパニー リミテッド 半導体ドナー基板からの層移転を容易にする光アシスト板状体形成
EP4210092A1 (en) 2018-06-08 2023-07-12 GlobalWafers Co., Ltd. Method for transfer of a thin layer of silicon
CN112420915B (zh) * 2020-11-23 2022-12-23 济南晶正电子科技有限公司 复合衬底的制备方法、复合薄膜及电子元器件
CN115884589A (zh) * 2021-09-27 2023-03-31 长鑫存储技术有限公司 一种半导体结构及其制备方法
US20250069945A1 (en) 2023-08-24 2025-02-27 Globalwafers Co., Ltd. Methods of preparing silicon-on-insulator structures using epitaxial wafers
FR3159469A1 (fr) * 2024-02-15 2025-08-22 Soitec Procédé de lissage des surfaces libres et rugueuses d’une pluralité de substrats de silicium sur isolant
US20250293073A1 (en) 2024-03-18 2025-09-18 Globalwafers Co., Ltd. Reclaimable donor substrates for use in preparing multiple silicon-on-insulator structures
WO2026006271A1 (en) 2024-06-28 2026-01-02 Globalwafers Co., Ltd. Methods for controlling flatness of handle structures for use in semiconductor-on-insulator structures
US20260015728A1 (en) 2024-07-10 2026-01-15 Globalwafers Co., Ltd. Systems and methods for reactor apparatus control during semiconductor wafer processes
WO2026015619A1 (en) 2024-07-10 2026-01-15 Globalwafers Co., Ltd. Methods of processing semiconductor-on-insulator structures using clean-and-etch operation

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2617798B2 (ja) 1989-09-22 1997-06-04 三菱電機株式会社 積層型半導体装置およびその製造方法
EP0553852B1 (en) * 1992-01-30 2003-08-20 Canon Kabushiki Kaisha Process for producing semiconductor substrate
JPH07106512A (ja) 1993-10-04 1995-04-21 Sharp Corp 分子イオン注入を用いたsimox処理方法
US6033974A (en) 1997-05-12 2000-03-07 Silicon Genesis Corporation Method for controlled cleaving process
FR2777115B1 (fr) 1998-04-07 2001-07-13 Commissariat Energie Atomique Procede de traitement de substrats semi-conducteurs et structures obtenues par ce procede
JP3358550B2 (ja) * 1998-07-07 2002-12-24 信越半導体株式会社 Soiウエーハの製造方法ならびにこの方法で製造されるsoiウエーハ
JP2000124092A (ja) 1998-10-16 2000-04-28 Shin Etsu Handotai Co Ltd 水素イオン注入剥離法によってsoiウエーハを製造する方法およびこの方法で製造されたsoiウエーハ
US6743495B2 (en) * 2001-03-30 2004-06-01 Memc Electronic Materials, Inc. Thermal annealing process for producing silicon wafers with improved surface characteristics
EP1423871A2 (en) * 2001-06-22 2004-06-02 MEMC Electronic Materials, Inc. Process for producing silicon on insulator structure having intrinsic gettering by ion implantation
JPWO2003046993A1 (ja) * 2001-11-29 2005-04-14 信越半導体株式会社 Soiウェーハの製造方法
US20040060899A1 (en) * 2002-10-01 2004-04-01 Applied Materials, Inc. Apparatuses and methods for treating a silicon film
JP2006210899A (ja) * 2004-12-28 2006-08-10 Shin Etsu Chem Co Ltd Soiウエーハの製造方法及びsoiウェーハ
JP2006294737A (ja) * 2005-04-07 2006-10-26 Sumco Corp Soi基板の製造方法及びその製造における剥離ウェーハの再生処理方法。
JP2007059704A (ja) * 2005-08-25 2007-03-08 Sumco Corp 貼合せ基板の製造方法及び貼合せ基板
WO2007074550A1 (ja) * 2005-12-27 2007-07-05 Shin-Etsu Chemical Co., Ltd. Soiウェーハの製造方法及びsoiウェーハ
JP5082299B2 (ja) * 2006-05-25 2012-11-28 株式会社Sumco 半導体基板の製造方法
JP5143477B2 (ja) * 2007-05-31 2013-02-13 信越化学工業株式会社 Soiウエーハの製造方法
JP2010098167A (ja) * 2008-10-17 2010-04-30 Shin Etsu Handotai Co Ltd 貼り合わせウェーハの製造方法
KR20110115570A (ko) * 2008-11-26 2011-10-21 엠이엠씨 일렉트로닉 머티리얼즈, 인크. 절연체-상-실리콘 구조의 가공 방법
JP5310004B2 (ja) * 2009-01-07 2013-10-09 信越半導体株式会社 貼り合わせウェーハの製造方法
US8080464B2 (en) * 2009-12-29 2011-12-20 MEMC Electronics Materials, Inc, Methods for processing silicon on insulator wafers
JP5541136B2 (ja) * 2010-12-15 2014-07-09 信越半導体株式会社 貼り合わせsoiウエーハの製造方法

Similar Documents

Publication Publication Date Title
JP2016516304A5 (enExample)
JP2010034523A5 (enExample)
JP2013062499A5 (enExample)
JP2011176293A5 (enExample)
TW201614106A (en) Plasma-free metal etch
JP2015035607A5 (enExample)
JP2010056543A5 (enExample)
JP2014033181A5 (ja) 絶縁膜の作製方法、半導体装置の作製方法、及び半導体装置
JP2012209544A5 (enExample)
JP2009027150A5 (enExample)
JP2012049516A5 (enExample)
JP2011129895A5 (enExample)
JP2009212502A5 (enExample)
JP2009260312A5 (enExample)
JP2013038404A5 (enExample)
MX2016012594A (es) Acristalamiento provisto con una pila de capas delgadas para proteccion solar.
TW201614719A (en) Semiconductor manufacturing method and semiconductor manufacturing apparatus
JP2013516063A5 (enExample)
JP2009260314A5 (enExample)
JP2012256874A5 (ja) 半導体装置の作製方法
WO2012013965A9 (en) Method of producing a light emitting device
JP2014082324A5 (enExample)
MY166589A (en) Methods for annealing semiconductor window layers
JP2009212503A5 (enExample)
JP2009260315A5 (enExample)