JP2014512091A5 - - Google Patents

Download PDF

Info

Publication number
JP2014512091A5
JP2014512091A5 JP2013558114A JP2013558114A JP2014512091A5 JP 2014512091 A5 JP2014512091 A5 JP 2014512091A5 JP 2013558114 A JP2013558114 A JP 2013558114A JP 2013558114 A JP2013558114 A JP 2013558114A JP 2014512091 A5 JP2014512091 A5 JP 2014512091A5
Authority
JP
Japan
Prior art keywords
wafer
handle
handle wafer
resistivity
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2013558114A
Other languages
English (en)
Japanese (ja)
Other versions
JP6228462B2 (ja
JP2014512091A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/US2012/028920 external-priority patent/WO2012125632A1/en
Publication of JP2014512091A publication Critical patent/JP2014512091A/ja
Publication of JP2014512091A5 publication Critical patent/JP2014512091A5/ja
Application granted granted Critical
Publication of JP6228462B2 publication Critical patent/JP6228462B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2013558114A 2011-03-16 2012-03-13 ハンドルウエハ内に高抵抗率領域を有するシリコン・オン・インシュレータ構造体およびそのような構造体の製法 Active JP6228462B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201161453409P 2011-03-16 2011-03-16
US61/453,409 2011-03-16
US201161545891P 2011-10-11 2011-10-11
US61/545,891 2011-10-11
PCT/US2012/028920 WO2012125632A1 (en) 2011-03-16 2012-03-13 Silicon on insulator structures having high resistivity regions in the handle wafer and methods for producing such structures

Publications (3)

Publication Number Publication Date
JP2014512091A JP2014512091A (ja) 2014-05-19
JP2014512091A5 true JP2014512091A5 (https=) 2017-05-18
JP6228462B2 JP6228462B2 (ja) 2017-11-08

Family

ID=45955089

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013558114A Active JP6228462B2 (ja) 2011-03-16 2012-03-13 ハンドルウエハ内に高抵抗率領域を有するシリコン・オン・インシュレータ構造体およびそのような構造体の製法

Country Status (7)

Country Link
US (2) US8846493B2 (https=)
EP (1) EP2686878B1 (https=)
JP (1) JP6228462B2 (https=)
KR (1) KR101870476B1 (https=)
CN (1) CN103430298B (https=)
TW (1) TWI550834B (https=)
WO (1) WO2012125632A1 (https=)

Families Citing this family (73)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102011113549B4 (de) * 2011-09-15 2019-10-17 Infineon Technologies Ag Ein Halbleiterbauelement mit einer Feldstoppzone in einem Halbleiterkörper und ein Verfahren zur Herstellung einer Feldstoppzone in einem Halbleiterkörper
US9064823B2 (en) * 2013-03-13 2015-06-23 Taiwan Semiconductor Manufacturing Co., Ltd. Method for qualifying a semiconductor wafer for subsequent processing
US10141413B2 (en) 2013-03-13 2018-11-27 Taiwan Semiconductor Manufacturing Co., Ltd. Wafer strength by control of uniformity of edge bulk micro defects
US8884427B2 (en) * 2013-03-14 2014-11-11 Invensas Corporation Low CTE interposer without TSV structure
US9209069B2 (en) * 2013-10-15 2015-12-08 Sunedison Semiconductor Limited (Uen201334164H) Method of manufacturing high resistivity SOI substrate with reduced interface conductivity
US9768056B2 (en) * 2013-10-31 2017-09-19 Sunedison Semiconductor Limited (Uen201334164H) Method of manufacturing high resistivity SOI wafers with charge trapping layers based on terminated Si deposition
FI130149B (en) * 2013-11-26 2023-03-15 Okmetic Oyj High-resistive silicon substrate with a reduced radio frequency loss for a radio-frequency integrated passive device
WO2015112308A1 (en) 2014-01-23 2015-07-30 Sunedison Semiconductor Limited High resistivity soi wafers and a method of manufacturing thereof
US20150294868A1 (en) * 2014-04-15 2015-10-15 Infineon Technologies Ag Method of Manufacturing Semiconductor Devices Containing Chalcogen Atoms
US10312134B2 (en) 2014-09-04 2019-06-04 Globalwafers Co., Ltd. High resistivity silicon-on-insulator wafer manufacturing method for reducing substrate loss
US9853133B2 (en) * 2014-09-04 2017-12-26 Sunedison Semiconductor Limited (Uen201334164H) Method of manufacturing high resistivity silicon-on-insulator substrate
US9899499B2 (en) 2014-09-04 2018-02-20 Sunedison Semiconductor Limited (Uen201334164H) High resistivity silicon-on-insulator wafer manufacturing method for reducing substrate loss
WO2016081367A1 (en) 2014-11-18 2016-05-26 Sunedison Semiconductor Limited HIGH RESISTIVITY SILICON-ON-INSULATOR SUBSTRATE COMPRISING A CHARGE TRAPPING LAYER FORMED BY He-N2 CO-IMPLANTATION
EP3221885B1 (en) 2014-11-18 2019-10-23 GlobalWafers Co., Ltd. High resistivity semiconductor-on-insulator wafer and a method of manufacturing
EP3221884B1 (en) 2014-11-18 2022-06-01 GlobalWafers Co., Ltd. High resistivity semiconductor-on-insulator wafers with charge trapping layers and method of manufacturing thereof
US10283402B2 (en) 2015-03-03 2019-05-07 Globalwafers Co., Ltd. Method of depositing charge trapping polycrystalline silicon films on silicon substrates with controllable film stress
WO2016149113A1 (en) 2015-03-17 2016-09-22 Sunedison Semiconductor Limited Thermally stable charge trapping layer for use in manufacture of semiconductor-on-insulator structures
US9881832B2 (en) 2015-03-17 2018-01-30 Sunedison Semiconductor Limited (Uen201334164H) Handle substrate for use in manufacture of semiconductor-on-insulator structure and method of manufacturing thereof
WO2016196060A1 (en) 2015-06-01 2016-12-08 Sunedison Semiconductor Limited A method of manufacturing semiconductor-on-insulator
EP3739620B1 (en) 2015-06-01 2022-02-16 GlobalWafers Co., Ltd. A silicon germanium-on-insulator structure
DE102015211087B4 (de) * 2015-06-17 2019-12-05 Soitec Verfahren zur Herstellung eines Hochwiderstands-Halbleiter-auf-Isolator-Substrates
JP6447439B2 (ja) * 2015-09-28 2019-01-09 信越半導体株式会社 貼り合わせsoiウェーハの製造方法
JP6749394B2 (ja) 2015-11-20 2020-09-02 グローバルウェーハズ カンパニー リミテッドGlobalWafers Co.,Ltd. 滑らかな半導体表面の製造方法
JP6545608B2 (ja) * 2015-11-30 2019-07-17 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US20180294158A1 (en) * 2015-12-04 2018-10-11 The Silanna Group Pty Ltd Semiconductor on insulator substrate
US9806025B2 (en) 2015-12-29 2017-10-31 Globalfoundries Inc. SOI wafers with buried dielectric layers to prevent Cu diffusion
US10622247B2 (en) 2016-02-19 2020-04-14 Globalwafers Co., Ltd. Semiconductor on insulator structure comprising a buried high resistivity layer
WO2017142704A1 (en) 2016-02-19 2017-08-24 Sunedison Semiconductor Limited High resistivity silicon-on-insulator substrate comprising a charge trapping layer formed on a substrate with a rough surface
US9831115B2 (en) 2016-02-19 2017-11-28 Sunedison Semiconductor Limited (Uen201334164H) Process flow for manufacturing semiconductor on insulator structures in parallel
US11848227B2 (en) 2016-03-07 2023-12-19 Globalwafers Co., Ltd. Method of manufacturing a semiconductor on insulator structure by a pressurized bond treatment
EP3427293B1 (en) 2016-03-07 2021-05-05 Globalwafers Co., Ltd. Semiconductor on insulator structure comprising a low temperature flowable oxide layer and method of manufacture thereof
WO2017155806A1 (en) 2016-03-07 2017-09-14 Sunedison Semiconductor Limited Semiconductor on insulator structure comprising a plasma oxide layer and method of manufacture thereof
US10026642B2 (en) 2016-03-07 2018-07-17 Sunedison Semiconductor Limited (Uen201334164H) Semiconductor on insulator structure comprising a sacrificial layer and method of manufacture thereof
US11114332B2 (en) 2016-03-07 2021-09-07 Globalwafers Co., Ltd. Semiconductor on insulator structure comprising a plasma nitride layer and method of manufacture thereof
FR3049763B1 (fr) * 2016-03-31 2018-03-16 Soitec Substrat semi-conducteur sur isolant pour applications rf
US10204893B2 (en) 2016-05-19 2019-02-12 Invensas Bonding Technologies, Inc. Stacked dies and methods for forming bonded structures
EP3469120B1 (en) 2016-06-08 2022-02-02 GlobalWafers Co., Ltd. High resistivity single crystal silicon ingot and wafer having improved mechanical strength
US10269617B2 (en) 2016-06-22 2019-04-23 Globalwafers Co., Ltd. High resistivity silicon-on-insulator substrate comprising an isolation region
US20180030615A1 (en) * 2016-07-28 2018-02-01 Sunedison Semiconductor Limited (Uen201334164H) Methods for producing single crystal silicon ingots with reduced seed end oxygen
EP3288067B1 (en) 2016-08-25 2021-10-27 IMEC vzw Method for transferring a group iii-iv semiconductor active layer
WO2018080772A1 (en) 2016-10-26 2018-05-03 Sunedison Semiconductor Limited High resistivity silicon-on-insulator substrate having enhanced charge trapping efficiency
US10468295B2 (en) 2016-12-05 2019-11-05 GlobalWafers Co. Ltd. High resistivity silicon-on-insulator structure and method of manufacture thereof
US20180182665A1 (en) 2016-12-28 2018-06-28 Invensas Bonding Technologies, Inc. Processed Substrate
JP7110204B2 (ja) 2016-12-28 2022-08-01 サンエディソン・セミコンダクター・リミテッド イントリンシックゲッタリングおよびゲート酸化物完全性歩留まりを有するシリコンウエハを処理する方法
KR102606738B1 (ko) 2017-02-10 2023-11-24 글로벌웨이퍼스 씨오., 엘티디. 반도체 구조들을 평가하기 위한 방법들
US10879212B2 (en) * 2017-05-11 2020-12-29 Invensas Bonding Technologies, Inc. Processed stacked dies
SG11201913769RA (en) 2017-07-14 2020-01-30 Sunedison Semiconductor Ltd Method of manufacture of a semiconductor on insulator structure
CN109935626A (zh) * 2017-12-17 2019-06-25 微龛(北京)半导体科技有限公司 一种绝缘层上硅总剂量效应版图加固技术
SG11202009989YA (en) 2018-04-27 2020-11-27 Globalwafers Co Ltd Light assisted platelet formation facilitating layer transfer from a semiconductor donor substrate
US11276676B2 (en) 2018-05-15 2022-03-15 Invensas Bonding Technologies, Inc. Stacked devices and methods of fabrication
WO2019236320A1 (en) 2018-06-08 2019-12-12 Globalwafers Co., Ltd. Method for transfer of a thin layer of silicon
US11158606B2 (en) 2018-07-06 2021-10-26 Invensas Bonding Technologies, Inc. Molded direct bonded and interconnected stack
WO2020010265A1 (en) 2018-07-06 2020-01-09 Invensas Bonding Technologies, Inc. Microelectronic assemblies
US10943813B2 (en) * 2018-07-13 2021-03-09 Globalwafers Co., Ltd. Radio frequency silicon on insulator wafer platform with superior performance, stability, and manufacturability
US12406959B2 (en) 2018-07-26 2025-09-02 Adeia Semiconductor Bonding Technologies Inc. Post CMP processing for hybrid bonding
US11296044B2 (en) 2018-08-29 2022-04-05 Invensas Bonding Technologies, Inc. Bond enhancement structure in microelectronics for trapping contaminants during direct-bonding processes
CN113330557A (zh) 2019-01-14 2021-08-31 伊文萨思粘合技术公司 键合结构
US11296053B2 (en) 2019-06-26 2022-04-05 Invensas Bonding Technologies, Inc. Direct bonded stack structures for increased reliability and improved yield in microelectronics
US12080672B2 (en) 2019-09-26 2024-09-03 Adeia Semiconductor Bonding Technologies Inc. Direct gang bonding methods including directly bonding first element to second element to form bonded structure without adhesive
FR3106019B1 (fr) * 2020-01-07 2021-12-10 Soitec Silicon On Insulator Procede de fabrication d’une structure de type semi-conducteur sur isolant pour applications radiofréquences
US11271079B2 (en) * 2020-01-15 2022-03-08 Globalfoundries U.S. Inc. Wafer with crystalline silicon and trap rich polysilicon layer
FR3108774B1 (fr) * 2020-03-27 2022-02-18 Soitec Silicon On Insulator Procede de fabrication d’une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic
CN111326570A (zh) * 2020-05-12 2020-06-23 上海安微电子有限公司 一种新型键合硅片及其制备方法
US11631647B2 (en) 2020-06-30 2023-04-18 Adeia Semiconductor Bonding Technologies Inc. Integrated device packages with integrated device die and dummy element
CN112582332A (zh) * 2020-12-08 2021-03-30 上海新昇半导体科技有限公司 一种绝缘体上硅结构及其方法
CN113109625A (zh) * 2021-04-07 2021-07-13 上海新昇半导体科技有限公司 硅片导电类型的判定方法
TWI768957B (zh) 2021-06-08 2022-06-21 合晶科技股份有限公司 複合基板及其製造方法
US20230112094A1 (en) * 2021-10-11 2023-04-13 Globalwafers Co., Ltd. Modeling thermal donor formation and target resistivity for single crystal silicon ingot production
CN114664657A (zh) * 2021-10-29 2022-06-24 中国科学院上海微系统与信息技术研究所 一种晶圆表面处理方法
CN114334792B (zh) * 2021-10-29 2025-01-24 上海新昇半导体科技有限公司 Soi结构的半导体硅晶圆及其制备方法
CN114156179A (zh) * 2021-10-29 2022-03-08 中国科学院上海微系统与信息技术研究所 一种改善绝缘层上硅晶圆表面粗糙度的方法
CN120380584A (zh) * 2022-11-04 2025-07-25 株式会社村田制作所 用于保持soi晶片的稳定高电阻率的方法
CN116068485B (zh) * 2023-01-03 2025-05-27 四川九洲电器集团有限责任公司 一种基于局部srp的多通道声采集阵列的迭代测向方法

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02278766A (ja) * 1989-04-19 1990-11-15 Fujitsu Ltd 半導体装置の製造方法
JP2617798B2 (ja) 1989-09-22 1997-06-04 三菱電機株式会社 積層型半導体装置およびその製造方法
US5024723A (en) 1990-05-07 1991-06-18 Goesele Ulrich M Method of producing a thin silicon on insulator layer by wafer bonding and chemical thinning
US5376579A (en) * 1993-07-02 1994-12-27 The United States Of America As Represented By The Secretary Of The Air Force Schemes to form silicon-on-diamond structure
JPH07106512A (ja) 1993-10-04 1995-04-21 Sharp Corp 分子イオン注入を用いたsimox処理方法
US6033974A (en) 1997-05-12 2000-03-07 Silicon Genesis Corporation Method for controlled cleaving process
JP3395661B2 (ja) 1998-07-07 2003-04-14 信越半導体株式会社 Soiウエーハの製造方法
JP2000100676A (ja) * 1998-07-23 2000-04-07 Canon Inc 半導体基板とその作製方法
TW444266B (en) 1998-07-23 2001-07-01 Canon Kk Semiconductor substrate and method of producing same
US7132309B2 (en) 2003-04-22 2006-11-07 Chien-Min Sung Semiconductor-on-diamond devices and methods of forming
US6995430B2 (en) * 2002-06-07 2006-02-07 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures
US6743662B2 (en) * 2002-07-01 2004-06-01 Honeywell International, Inc. Silicon-on-insulator wafer for RF integrated circuit
US7112509B2 (en) 2003-05-09 2006-09-26 Ibis Technology Corporation Method of producing a high resistivity SIMOX silicon substrate
US20070032040A1 (en) 2003-09-26 2007-02-08 Dimitri Lederer Method of manufacturing a multilayer semiconductor structure with reduced ohmic losses
JP3985768B2 (ja) * 2003-10-16 2007-10-03 株式会社Sumco 高抵抗シリコンウェーハの製造方法
EP1901345A1 (en) * 2006-08-30 2008-03-19 Siltronic AG Multilayered semiconductor wafer and process for manufacturing the same
US7883990B2 (en) * 2007-10-31 2011-02-08 International Business Machines Corporation High resistivity SOI base wafer using thermally annealed substrate
FR2933233B1 (fr) * 2008-06-30 2010-11-26 Soitec Silicon On Insulator Substrat de haute resistivite bon marche et procede de fabrication associe
US8089126B2 (en) 2009-07-22 2012-01-03 International Business Machines Corporation Method and structures for improving substrate loss and linearity in SOI substrates
US8741739B2 (en) * 2012-01-03 2014-06-03 International Business Machines Corporation High resistivity silicon-on-insulator substrate and method of forming

Similar Documents

Publication Publication Date Title
JP6228462B2 (ja) ハンドルウエハ内に高抵抗率領域を有するシリコン・オン・インシュレータ構造体およびそのような構造体の製法
JP2014512091A5 (https=)
US20130089968A1 (en) Method for finishing silicon on insulator substrates
TWI698907B (zh) 貼合式soi晶圓的製造方法
JP4552856B2 (ja) Soiウェーハの作製方法
CN101432849B (zh) Soi晶片的制造方法
TWI355711B (en) Method of producing simox wafer
JP5499428B2 (ja) 貼り合わせウェーハの製造方法
TWI549192B (zh) Method of manufacturing wafers
JP5125194B2 (ja) 貼り合わせウエーハの製造方法
WO2016059748A1 (ja) 貼り合わせウェーハの製造方法
EP1965413B1 (en) Method for manufacturing soi substrate
JP2013055184A (ja) 貼り合わせウェーハの製造方法
JP2009289948A (ja) 貼り合わせウェーハの製造方法
JP2006202989A (ja) Soiウエーハの製造方法及びsoiウェーハ
JP2008159692A (ja) 半導体基板の製造方法
JPWO2011118205A1 (ja) Soiウェーハの製造方法