JP2010535289A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010535289A5 JP2010535289A5 JP2010519274A JP2010519274A JP2010535289A5 JP 2010535289 A5 JP2010535289 A5 JP 2010535289A5 JP 2010519274 A JP2010519274 A JP 2010519274A JP 2010519274 A JP2010519274 A JP 2010519274A JP 2010535289 A5 JP2010535289 A5 JP 2010535289A5
- Authority
- JP
- Japan
- Prior art keywords
- copper
- feature
- via feature
- agent
- ppm
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Claims (20)
- 半導体集積回路デバイス基板のシリコン貫通ビアフィーチャー(through silicon via feature)を金属被膜する方法であって、ここで前記半導体集積回路デバイス基板は前表面、後表面およびビアフィーチャーからなり、そしてここで前記ビアフィーチャーは前記基板の前表面に開口、前記基板の前表面から延びる側壁、および底からなり、前記方法は:
前記半導体集積回路デバイス基板を電解銅堆積組成物に浸漬することからなり、ここで前記シリコン貫通ビアフィーチャーは5μmと300μmの間の入口寸法、50μmと250μmの間の深さ寸法および0.3:1より大きいアスペクト比を有し、堆積組成物は次を含む:
(a)銅イオン源;
(b)無機酸、有機スルホン酸およびこれらの混合物から選ばれる酸;
(c)分極剤および/あるいは減極剤から選ばれる1つあるいはそれ以上の有機化合物であって、ビア開口よりもビア底で速い銅堆積を促進する1つあるいはそれ以上の有機化合物;
(d)塩素イオン;および
底上げ充填し、それにより銅充填ビアフィーチャーを生成するために前記底および前記側壁上に銅金属を堆積するように前記電解堆積組成物に電流を供給することからなる。 - ビアフィーチャーが10μmと100μmの間の入口寸法を有する請求項1に記載の方法。
- 銅イオン源が有機銅スルホン酸でありそして酸がスルホン酸である請求項1に記載の方法。
- 1つあるいはそれ以上の有機化合物が分極剤を含む請求項1に記載の方法。
- 分極剤がビニルピリジンをベースとする化合物である請求項1に記載の方法。
- ビニルピリジンをベースとする化合物が160,000g/mol未満の分子量を有する置換ピリジルポリマー化合物である請求項5に記載の方法。
- ビニルピリジンをベースとする化合物が500g/molと150,000g/molの間の分子量を有する置換ピリジルポリマー化合物である請求項5に記載の方法。
- ビニルピリジンをベースとする化合物がメチル第四級ポリ(ビニル−4−ピリジン)である請求項5に記載の方法。
- 分極剤がポリ(プロピレングリコール)ビス(2−アミノプロピルエーテル)である請求項5に記載の方法。
- 分極剤がランダム酸化エチレン/酸化プロピレンコポリマーである請求項5に記載の方法。
- 1つあるいはそれ以上の分極化合物が分極剤および減極剤を含む請求項1に記載の方法。
- 分極剤がメチル第四級ポリ(ビニル−4−ピリジン)である請求項11に記載の方法。
- 減極剤が3,3’−ジチオビス(1−プロパンスルホン酸)である請求項11に記載の方法。
- 極性剤がメチル第四級ポリ(ビニル−4−ピリジン)でありそして減極剤が3,3’−ジチオビス(1−プロパンスルホン酸)である請求項11に記載の方法。
- 1つあるいはそれ以上の分極化合物がビア開口での銅堆積電位よりも小さい陰性の少なくとも50mVであるビア底での銅堆積電位を生じる請求項1記載の方法。
- ビアフィーチャーが5μmと100μmの間の入口寸法を有する請求項1に記載の方法。
- ビアフィーチャーが0.3:1と5:1の間のアスペクト比を有する請求項1に記載の方法。
- 半導体集積回路デバイス基板のビアフィーチャーを金属被膜する方法であって、ここで前記半導体集積回路デバイス基板は前表面、後表面およびビアフィーチャーからなり、そしてここで前記ビアフィーチャーは前記基板の前表面に開口、前記基板の前表面から延びる側壁、および底からなり、前記方法は:
前記半導体集積回路デバイス基板を電解銅堆積組成物に浸漬することからなり、ここでビアフィーチャーは50μmと250μmの間の深さおよび5μmと100μmの間のビアフィーチャー入口寸法を有し、堆積組成物は次を含む:
(a)50g/Lと110g/Lの間の銅イオン源として銅メタンスルホン酸塩;
(b)1g/Lと25g/Lの間の濃度のメタンスルホン酸;
(c)1ppmと200ppmの間の濃度の分極剤および3μmolと100μmolの間の濃度の減極剤から選ばれる1つあるいはそれ以上の有機化合物であって、ビア開口よりもビア底で速い銅堆積を促進する1つあるいはそれ以上の有機化合物;
(d)10mg/Lと90mg/Lの間の濃度の塩素イオン;および
底上げ充填し、それにより銅充填ビアフィーチャーを生成するために前記底および前記側壁上に銅金属を堆積するように前記電解堆積組成物に0.3A/dm2と5A/dm2の間の平均電流密度で電流を供給することからなる。 - 1つあるいはそれ以上の有機化合物が1ppmと40ppmの間の濃度のメチル第四級ポリ(ビニル−4−ピリジン)である分極剤および1ppmと50ppmの間の濃度の3,3’−ジチオビス(1−プロパンスルホン酸)である減極剤である請求項19に記載の方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US95360207P | 2007-08-02 | 2007-08-02 | |
US5903908P | 2008-06-05 | 2008-06-05 | |
PCT/US2008/072136 WO2009018581A1 (en) | 2007-08-02 | 2008-08-04 | Copper metallization of through silicon via |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010535289A JP2010535289A (ja) | 2010-11-18 |
JP2010535289A5 true JP2010535289A5 (ja) | 2011-09-29 |
Family
ID=40304935
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010519274A Pending JP2010535289A (ja) | 2007-08-02 | 2008-08-04 | シリコン貫通ビア(throughsiliconvia)の銅金属被膜 |
Country Status (7)
Country | Link |
---|---|
US (1) | US7670950B2 (ja) |
EP (1) | EP2183769B8 (ja) |
JP (1) | JP2010535289A (ja) |
KR (1) | KR101529342B1 (ja) |
CN (1) | CN101855714B (ja) |
TW (1) | TWI341554B (ja) |
WO (1) | WO2009018581A1 (ja) |
Families Citing this family (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7776741B2 (en) * | 2008-08-18 | 2010-08-17 | Novellus Systems, Inc. | Process for through silicon via filing |
US8388824B2 (en) * | 2008-11-26 | 2013-03-05 | Enthone Inc. | Method and composition for electrodeposition of copper in microelectronics with dipyridyl-based levelers |
US20100206737A1 (en) * | 2009-02-17 | 2010-08-19 | Preisser Robert F | Process for electrodeposition of copper chip to chip, chip to wafer and wafer to wafer interconnects in through-silicon vias (tsv) |
US9406561B2 (en) * | 2009-04-20 | 2016-08-02 | International Business Machines Corporation | Three dimensional integrated circuit integration using dielectric bonding first and through via formation last |
US9677188B2 (en) | 2009-06-17 | 2017-06-13 | Novellus Systems, Inc. | Electrofill vacuum plating cell |
US9455139B2 (en) | 2009-06-17 | 2016-09-27 | Novellus Systems, Inc. | Methods and apparatus for wetting pretreatment for through resist metal plating |
US8962085B2 (en) | 2009-06-17 | 2015-02-24 | Novellus Systems, Inc. | Wetting pretreatment for enhanced damascene metal filling |
US20110042803A1 (en) * | 2009-08-24 | 2011-02-24 | Chen-Fu Chu | Method For Fabricating A Through Interconnect On A Semiconductor Substrate |
KR20120095888A (ko) | 2009-09-28 | 2012-08-29 | 바스프 에스이 | 구리 전기 도금 조성물 |
US10472730B2 (en) | 2009-10-12 | 2019-11-12 | Novellus Systems, Inc. | Electrolyte concentration control system for high rate electroplating |
US9109295B2 (en) | 2009-10-12 | 2015-08-18 | Novellus Systems, Inc. | Electrolyte concentration control system for high rate electroplating |
KR101302564B1 (ko) * | 2009-10-28 | 2013-09-02 | 한국전자통신연구원 | 비아 형성 방법 및 이를 이용하는 적층 칩 패키지의 제조 방법 |
KR101300587B1 (ko) * | 2009-12-09 | 2013-08-28 | 한국전자통신연구원 | 반도체 소자의 제조 방법 |
US9138784B1 (en) | 2009-12-18 | 2015-09-22 | Novellus Systems, Inc. | Deionized water conditioning system and methods |
US8333834B2 (en) | 2010-02-22 | 2012-12-18 | Jx Nippon Mining & Metals Corporation | High-purity aqueous copper sulfonate solution and method of producing same |
TWI523976B (zh) | 2010-05-19 | 2016-03-01 | 諾菲勒斯系統公司 | 利用具有雙態抑制劑的電解液之矽穿孔填充 |
TWI572750B (zh) | 2010-05-24 | 2017-03-01 | 安頌股份有限公司 | 直通矽穿孔之銅充填 |
KR20130108978A (ko) | 2010-06-11 | 2013-10-07 | 알쉬메 | 구리 도금 조성물 및 이 조성물을 사용한 반도체 기판에서 공동을 충진하기 위한 공정 |
US20120024713A1 (en) * | 2010-07-29 | 2012-02-02 | Preisser Robert F | Process for electrodeposition of copper chip to chip, chip to wafer and wafer to wafer interconnects in through-silicon vias (tsv) with heated substrate and cooled electrolyte |
US8404588B2 (en) | 2010-10-06 | 2013-03-26 | Electronics And Telecommunications Research Institute | Method of manufacturing via electrode |
TW201221703A (en) * | 2010-11-18 | 2012-06-01 | Chiracol Co Ltd | Electrolytic copper plating bath and electrolytic copper plating method used for semiconductor |
US9190371B2 (en) | 2010-12-21 | 2015-11-17 | Moon J. Kim | Self-organizing network with chip package having multiple interconnection configurations |
CN103492617B (zh) | 2011-01-26 | 2017-04-19 | 恩索恩公司 | 填充微电子器件中的孔的方法 |
KR101705734B1 (ko) * | 2011-02-18 | 2017-02-14 | 삼성전자주식회사 | 구리 도금 용액 및 이것을 이용한 구리 도금 방법 |
US8884083B2 (en) | 2011-02-21 | 2014-11-11 | E. I. Du Pont De Nemours And Company | Selective catalytical dehydrochlorination of hydrochlorofluorocarbons |
EP2518187A1 (en) * | 2011-04-26 | 2012-10-31 | Atotech Deutschland GmbH | Aqueous acidic bath for electrolytic deposition of copper |
EP2530102A1 (en) | 2011-06-01 | 2012-12-05 | Basf Se | Additive and composition for metal electroplating comprising an additive for bottom-up filling of though silicon vias |
JP6062425B2 (ja) | 2011-06-01 | 2017-01-18 | ビーエーエスエフ ソシエタス・ヨーロピアBasf Se | シリコン貫通ビアおよび相互接続フィーチャーのボトムアップ充填のための添加剤を含む金属電気めっきのための組成物 |
EP2560196A1 (en) | 2011-08-15 | 2013-02-20 | Nederlandse Organisatie voor toegepast -natuurwetenschappelijk onderzoek TNO | Method and system for forming a metallic structure |
US8383460B1 (en) * | 2011-09-23 | 2013-02-26 | GlobalFoundries, Inc. | Method for fabricating through substrate vias in semiconductor substrate |
CN102443828B (zh) * | 2011-09-23 | 2014-11-19 | 上海华力微电子有限公司 | 一种在半导体硅片的通孔中进行电镀铜的方法 |
US20130178063A1 (en) * | 2012-01-11 | 2013-07-11 | United Microelectronics Corp. | Method of manufacturing semiconductor device having silicon through via |
US9330975B2 (en) | 2012-05-31 | 2016-05-03 | Micron Technology, Inc. | Integrated circuit substrates comprising through-substrate vias and methods of forming through-substrate vias |
US8563403B1 (en) | 2012-06-27 | 2013-10-22 | International Business Machines Corporation | Three dimensional integrated circuit integration using alignment via/dielectric bonding first and through via formation last |
CN103839872A (zh) * | 2012-11-21 | 2014-06-04 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件的制造方法 |
US9613833B2 (en) | 2013-02-20 | 2017-04-04 | Novellus Systems, Inc. | Methods and apparatus for wetting pretreatment for through resist metal plating |
CN103290438B (zh) * | 2013-06-25 | 2015-12-02 | 深圳市创智成功科技有限公司 | 用于晶圆级封装的电镀铜溶液及电镀方法 |
CN103397354B (zh) * | 2013-08-08 | 2016-10-26 | 上海新阳半导体材料股份有限公司 | 一种用于减少硅通孔技术镀铜退火后空洞的添加剂 |
CN103361694A (zh) * | 2013-08-08 | 2013-10-23 | 上海新阳半导体材料股份有限公司 | 一种用于3d铜互连高深宽比硅通孔技术微孔电镀填铜方法 |
US9435049B2 (en) | 2013-11-20 | 2016-09-06 | Lam Research Corporation | Alkaline pretreatment for electroplating |
US9642261B2 (en) * | 2014-01-24 | 2017-05-02 | Zhuhai Advanced Chip Carriers & Electronic Substrate Solutions Technologies Co. Ltd. | Composite electronic structure with partially exposed and protruding copper termination posts |
US9809891B2 (en) | 2014-06-30 | 2017-11-07 | Rohm And Haas Electronic Materials Llc | Plating method |
US9481942B2 (en) | 2015-02-03 | 2016-11-01 | Lam Research Corporation | Geometry and process optimization for ultra-high RPM plating |
US9617648B2 (en) | 2015-03-04 | 2017-04-11 | Lam Research Corporation | Pretreatment of nickel and cobalt liners for electrodeposition of copper into through silicon vias |
US20160348245A1 (en) * | 2015-05-28 | 2016-12-01 | Macdermid, Incorporated | Method of Pretreatment for Electroless Plating |
KR20180022700A (ko) | 2015-06-30 | 2018-03-06 | 맥더미드 엔쏜 인코포레이티드 | 마이크로일렉트로닉스 내의 상호연결들의 코발트 충진 |
US10988852B2 (en) | 2015-10-27 | 2021-04-27 | Rohm And Haas Electronic Materials Llc | Method of electroplating copper into a via on a substrate from an acid copper electroplating bath |
WO2017090161A1 (ja) * | 2015-11-26 | 2017-06-01 | 近藤 和夫 | 酸性銅めっき液、酸性銅めっき物および半導体デバイスの製造方法 |
US11035048B2 (en) | 2017-07-05 | 2021-06-15 | Macdermid Enthone Inc. | Cobalt filling of interconnects |
US10692735B2 (en) | 2017-07-28 | 2020-06-23 | Lam Research Corporation | Electro-oxidative metal removal in through mask interconnect fabrication |
US10566287B1 (en) * | 2018-02-02 | 2020-02-18 | Inphi Corporation | Light engine based on silicon photonics TSV interposer |
TWI734362B (zh) | 2019-01-31 | 2021-07-21 | 美商麥克達米德恩索龍股份有限公司 | 用於製造鎳互連之組成物及方法 |
US11387191B2 (en) * | 2019-07-18 | 2022-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method |
US11165509B1 (en) | 2020-06-05 | 2021-11-02 | Marvell Asia Pte, Ltd. | Method for co-packaging light engine chiplets on switch substrate |
Family Cites Families (57)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU496780B2 (en) | 1975-03-11 | 1978-10-26 | Oxy Metal Industries Corporation | Additives in baths forthe electrodeposition of copper |
US4389505A (en) | 1981-12-16 | 1983-06-21 | Mobil Oil Corporation | Plasticized polyacrylonitrile, a film thereof and a process for film preparation and plasticization |
US6113771A (en) | 1998-04-21 | 2000-09-05 | Applied Materials, Inc. | Electro deposition chemistry |
US6793796B2 (en) | 1998-10-26 | 2004-09-21 | Novellus Systems, Inc. | Electroplating process for avoiding defects in metal features of integrated circuit devices |
US6544399B1 (en) | 1999-01-11 | 2003-04-08 | Applied Materials, Inc. | Electrodeposition chemistry for filling apertures with reflective metal |
EP1153430B1 (de) * | 1999-01-21 | 2004-11-10 | ATOTECH Deutschland GmbH | Verfahren zum galvanischen bilden von leiterstrukturen aus hochreinem kupfer bei der herstellung von integrierten schaltungen |
KR100665745B1 (ko) | 1999-01-26 | 2007-01-09 | 가부시키가이샤 에바라 세이사꾸쇼 | 구리도금방법 및 그 장치 |
US6444110B2 (en) | 1999-05-17 | 2002-09-03 | Shipley Company, L.L.C. | Electrolytic copper plating method |
US20040045832A1 (en) | 1999-10-14 | 2004-03-11 | Nicholas Martyak | Electrolytic copper plating solutions |
KR100659544B1 (ko) | 1999-11-12 | 2006-12-19 | 에바라 유지라이토 코포레이션 리미티드 | 비아 필링 방법 |
JP2001181889A (ja) * | 1999-12-22 | 2001-07-03 | Nippon Macdermid Kk | 光沢錫−銅合金電気めっき浴 |
DE10013801A1 (de) * | 2000-03-20 | 2001-10-18 | Reinhardt Gmbh Maschbau | Blechumformmaschine |
EP1167582B1 (en) | 2000-07-01 | 2005-09-14 | Shipley Company LLC | Metal alloy compositions and plating method related thereto |
US20020112964A1 (en) | 2000-07-12 | 2002-08-22 | Applied Materials, Inc. | Process window for gap-fill on very high aspect ratio structures using additives in low acid copper baths |
KR100366631B1 (ko) | 2000-09-27 | 2003-01-09 | 삼성전자 주식회사 | 폴리비닐피롤리돈을 포함하는 구리도금 전해액 및 이를이용한 반도체 소자의 구리배선용 전기도금방법 |
US6660153B2 (en) | 2000-10-20 | 2003-12-09 | Shipley Company, L.L.C. | Seed layer repair bath |
US6776893B1 (en) | 2000-11-20 | 2004-08-17 | Enthone Inc. | Electroplating chemistry for the CU filling of submicron features of VLSI/ULSI interconnect |
TWI255871B (en) | 2000-12-20 | 2006-06-01 | Learonal Japan Inc | Electrolytic copper plating solution and process for electrolytic plating using the same |
US20050081744A1 (en) | 2003-10-16 | 2005-04-21 | Semitool, Inc. | Electroplating compositions and methods for electroplating |
US6740221B2 (en) | 2001-03-15 | 2004-05-25 | Applied Materials Inc. | Method of forming copper interconnects |
DE60226196T2 (de) | 2001-05-24 | 2009-05-14 | Shipley Co., L.L.C., Marlborough | Zinn-Plattieren |
US6551487B1 (en) | 2001-05-31 | 2003-04-22 | Novellus Systems, Inc. | Methods and apparatus for controlled-angle wafer immersion |
US6747217B1 (en) | 2001-11-20 | 2004-06-08 | Unisys Corporation | Alternative to through-hole-plating in a printed circuit board |
US8002962B2 (en) * | 2002-03-05 | 2011-08-23 | Enthone Inc. | Copper electrodeposition in microelectronics |
US7316772B2 (en) | 2002-03-05 | 2008-01-08 | Enthone Inc. | Defect reduction in electrodeposited copper for semiconductor applications |
US6926922B2 (en) | 2002-04-09 | 2005-08-09 | Shipley Company, L.L.C. | PWB manufacture |
JP2003328180A (ja) * | 2002-05-17 | 2003-11-19 | Denso Corp | 有底孔のめっき充填方法 |
DE10228769A1 (de) * | 2002-06-27 | 2004-02-05 | Infineon Technologies Ag | Isoliermaterial für Aluminium und Kupfermetallisierungen |
EP1422320A1 (en) | 2002-11-21 | 2004-05-26 | Shipley Company, L.L.C. | Copper electroplating bath |
US7147767B2 (en) * | 2002-12-16 | 2006-12-12 | 3M Innovative Properties Company | Plating solutions for electrochemical or chemical deposition of copper interconnects and methods therefor |
US20040154926A1 (en) | 2002-12-24 | 2004-08-12 | Zhi-Wen Sun | Multiple chemistry electrochemical plating method |
EP1477588A1 (en) | 2003-02-19 | 2004-11-17 | Rohm and Haas Electronic Materials, L.L.C. | Copper Electroplating composition for wafers |
US7105082B2 (en) | 2003-02-27 | 2006-09-12 | Novellus Systems, Inc. | Composition and method for electrodeposition of metal on a work piece |
US6924551B2 (en) | 2003-05-28 | 2005-08-02 | Intel Corporation | Through silicon via, folded flex microelectronic package |
US7111149B2 (en) | 2003-07-07 | 2006-09-19 | Intel Corporation | Method and apparatus for generating a device ID for stacked devices |
US20050274622A1 (en) | 2004-06-10 | 2005-12-15 | Zhi-Wen Sun | Plating chemistry and method of single-step electroplating of copper on a barrier metal |
JP2005033116A (ja) * | 2003-07-11 | 2005-02-03 | Sony Corp | バイアホール及びバイアホールを有する半導体装置並びに同バイアホールの形成方法。 |
JP4624738B2 (ja) * | 2003-08-21 | 2011-02-02 | 株式会社荏原製作所 | めっき装置 |
US7049170B2 (en) | 2003-12-17 | 2006-05-23 | Tru-Si Technologies, Inc. | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
CN1918327B (zh) * | 2003-12-22 | 2010-08-25 | 恩索恩公司 | 微电子中的铜电镀 |
JP4540981B2 (ja) | 2003-12-25 | 2010-09-08 | 株式会社荏原製作所 | めっき方法 |
US20050199507A1 (en) | 2004-03-09 | 2005-09-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Chemical structures and compositions of ECP additives to reduce pit defects |
US20050211564A1 (en) | 2004-03-29 | 2005-09-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and composition to enhance wetting of ECP electrolyte to copper seed |
DE102004029894B3 (de) * | 2004-06-17 | 2005-12-22 | Atotech Deutschland Gmbh | Vorrichtung und Verfahren zum elektrolytischen Behandeln von elektrisch gegeneinander isolierten, elektrisch leitfähigen Strukturen auf Oberflächen von flachem Behandlungsgut |
US7081408B2 (en) | 2004-10-28 | 2006-07-25 | Intel Corporation | Method of creating a tapered via using a receding mask and resulting structure |
JP4369348B2 (ja) * | 2004-11-08 | 2009-11-18 | 新光電気工業株式会社 | 基板及びその製造方法 |
TW200632147A (ja) * | 2004-11-12 | 2006-09-16 | ||
US20060264029A1 (en) | 2005-05-23 | 2006-11-23 | Intel Corporation | Low inductance via structures |
US7317256B2 (en) | 2005-06-01 | 2008-01-08 | Intel Corporation | Electronic packaging including die with through silicon via |
US20060278979A1 (en) | 2005-06-09 | 2006-12-14 | Intel Corporation | Die stacking recessed pad wafer design |
US7528006B2 (en) | 2005-06-30 | 2009-05-05 | Intel Corporation | Integrated circuit die containing particle-filled through-silicon metal vias with reduced thermal expansion |
US7405671B2 (en) * | 2005-07-01 | 2008-07-29 | Sebescak Andrew J | Power failure alarm |
TWI328622B (en) * | 2005-09-30 | 2010-08-11 | Rohm & Haas Elect Mat | Leveler compounds |
US7432592B2 (en) | 2005-10-13 | 2008-10-07 | Intel Corporation | Integrated micro-channels for 3D through silicon architectures |
US7410884B2 (en) | 2005-11-21 | 2008-08-12 | Intel Corporation | 3D integrated circuits using thick metal for backside connections and offset bumps |
US20070178697A1 (en) * | 2006-02-02 | 2007-08-02 | Enthone Inc. | Copper electrodeposition in microelectronics |
US7575666B2 (en) * | 2006-04-05 | 2009-08-18 | James Watkowski | Process for electrolytically plating copper |
-
2008
- 2008-08-01 TW TW097129380A patent/TWI341554B/zh active
- 2008-08-04 JP JP2010519274A patent/JP2010535289A/ja active Pending
- 2008-08-04 WO PCT/US2008/072136 patent/WO2009018581A1/en active Application Filing
- 2008-08-04 KR KR1020107004714A patent/KR101529342B1/ko active IP Right Grant
- 2008-08-04 US US12/185,641 patent/US7670950B2/en active Active
- 2008-08-04 EP EP08797141.2A patent/EP2183769B8/en active Active
- 2008-08-04 CN CN2008801097952A patent/CN101855714B/zh active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2010535289A5 (ja) | ||
JP4888913B2 (ja) | マイクロ電子機器における銅電気沈積方法 | |
JP6903061B2 (ja) | Si貫通電極のメッキのプロセス及び化学作用 | |
TWI723980B (zh) | 鈷膜電沉積用化學添加劑及製程 | |
JP4116781B2 (ja) | シ−ド修復及び電解めっき浴 | |
JP6367322B2 (ja) | 湿式ウエハバックコンタクトを使用したシリコンビアを通した銅メッキのための方法 | |
US20140299476A1 (en) | Electroplating method | |
TWI673394B (zh) | 在微電子件中的銅的電沉積 | |
US20050045486A1 (en) | Plating method and plating solution | |
KR102309859B1 (ko) | 다마신 피처들 내의 보텀―업 충진 | |
JP5578697B2 (ja) | 銅充填方法 | |
US20050020068A1 (en) | Plating method | |
TWI737880B (zh) | 用於高縱橫比模式之銅電沉積溶液及方法 | |
KR20160105808A (ko) | 전기화학적 불활성 양이온을 함유하는 구리 전착 배쓰 | |
TW201443295A (zh) | 用於塡充及缺陷控制之低銅電鍍溶液 | |
KR100656581B1 (ko) | 기판의 도금방법 및 장치 | |
US20070267297A1 (en) | Electroplating Chemistries and Methods of Forming Interconnections | |
KR20130108978A (ko) | 구리 도금 조성물 및 이 조성물을 사용한 반도체 기판에서 공동을 충진하기 위한 공정 | |
WO2011001847A1 (ja) | Ulsi微細銅配線埋め込み用電気銅めっき液 | |
TW201800617A (zh) | 用於鈷鍍覆之增強鍍覆浴及添加劑化學條件 | |
US20190109389A1 (en) | Method of electroplating metal into recessed feature and electroplating layer in recessed feature | |
JP4931196B2 (ja) | 無電解銅めっき浴、無電解銅めっき方法及びulsi銅配線形成方法 | |
CN114008251A (zh) | 钴钨膜的电沉积 | |
TW202403116A (zh) | 包含用於由下而上之銅電鍍的加速劑之電解質 | |
Liu et al. | Research on Copper Electroplating Technology for High Density TSV Filling |