JP2010093771A5 - - Google Patents

Download PDF

Info

Publication number
JP2010093771A5
JP2010093771A5 JP2009010679A JP2009010679A JP2010093771A5 JP 2010093771 A5 JP2010093771 A5 JP 2010093771A5 JP 2009010679 A JP2009010679 A JP 2009010679A JP 2009010679 A JP2009010679 A JP 2009010679A JP 2010093771 A5 JP2010093771 A5 JP 2010093771A5
Authority
JP
Japan
Prior art keywords
clock
phase
delay
unit
control signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2009010679A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010093771A (ja
Filing date
Publication date
Priority claimed from KR1020080100255A external-priority patent/KR100980405B1/ko
Application filed filed Critical
Publication of JP2010093771A publication Critical patent/JP2010093771A/ja
Publication of JP2010093771A5 publication Critical patent/JP2010093771A5/ja
Pending legal-status Critical Current

Links

JP2009010679A 2008-10-13 2009-01-21 Ｄｌｌ回路 Pending JP2010093771A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020080100255A KR100980405B1 (ko) 2008-10-13 2008-10-13 Ｄｌｌ 회로

Publications (2)

Publication Number Publication Date
JP2010093771A JP2010093771A (ja) 2010-04-22
JP2010093771A5 true JP2010093771A5 (enExample) 2012-03-08

Family

ID=42098306

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009010679A Pending JP2010093771A (ja) 2008-10-13 2009-01-21 Ｄｌｌ回路

Country Status (4)

Country Link
US (1) US7821311B2 (enExample)
JP (1) JP2010093771A (enExample)
KR (1) KR100980405B1 (enExample)
TW (1) TWI488440B (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101022669B1 (ko) * 2008-12-02 2011-03-22 주식회사 하이닉스반도체 지연고정루프회로
US7872507B2 (en) * 2009-01-21 2011-01-18 Micron Technology, Inc. Delay lines, methods for delaying a signal, and delay lock loops
CA2714458C (en) * 2010-09-15 2012-02-21 Philip Y.W. Tsui Low current consumption electrical control switch
KR20120111282A (ko) * 2011-03-31 2012-10-10 에스케이하이닉스 주식회사 클럭 신호 생성회로
JP6241246B2 (ja) * 2013-12-10 2017-12-06 セイコーエプソン株式会社 検出装置、センサー、電子機器及び移動体
JP5880603B2 (ja) * 2014-03-19 2016-03-09 日本電気株式会社 クロック発生装置、サーバシステムおよびクロック制御方法
CN106026994B (zh) * 2016-05-16 2019-03-01 东南大学 一种基于pvtm的宽电压时钟拉伸电路
KR101765306B1 (ko) * 2016-08-19 2017-08-07 아주대학교산학협력단 분수형 주파수체배 지연고정루프
US10659059B2 (en) * 2018-10-02 2020-05-19 Texas Instruments Incorporated Multi-phase clock generation circuit
JP6903195B1 (ja) * 2020-05-15 2021-07-14 華邦電子股▲ふん▼有限公司Ｗｉｎｂｏｎｄ Ｅｌｅｃｔｒｏｎｉｃｓ Ｃｏｒｐ． 遅延ロックループデバイスとその動作方法
US10965292B1 (en) 2020-06-08 2021-03-30 Winbond Electronics Corp. Delay-locked loop device and operation method therefor
KR20220003712A (ko) * 2020-07-02 2022-01-11 삼성전자주식회사 지연 고정 루프 회로의 지연 회로 및 지연 고정 루프 회로
KR102532895B1 (ko) * 2021-01-28 2023-05-15 고려대학교 산학협력단 적응형 위상 회전자 지연 고정 루프 및 그 동작 방법
US11742862B2 (en) * 2021-08-25 2023-08-29 Nanya Technology Corporation Delay locked loop device and method for operating the same

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4069462A (en) * 1976-12-13 1978-01-17 Data General Corporation Phase-locked loops
DE68915228T2 (de) * 1988-09-02 1994-12-15 Sanyo Electric Co Phasensynchronisierschaltung in einem Videosignalempfänger und Verfahren zur Herstellung der Phasensynchronisation.
JPH08180678A (ja) * 1994-12-27 1996-07-12 Hitachi Ltd ダイナミック型ｒａｍ
JP3189774B2 (ja) * 1998-01-28 2001-07-16 日本電気株式会社 ビット同期回路
US6219397B1 (en) * 1998-03-20 2001-04-17 Samsung Electronics Co., Ltd. Low phase noise CMOS fractional-N frequency synthesizer for wireless communications
JPH11346145A (ja) * 1998-05-29 1999-12-14 Nec Corp 多相クロック生成回路及び方法
US6310498B1 (en) * 1998-12-09 2001-10-30 Agere Systems Guardian Corp. Digital phase selection circuitry and method for reducing jitter
US6326826B1 (en) * 1999-05-27 2001-12-04 Silicon Image, Inc. Wide frequency-range delay-locked loop circuit
JP2000357951A (ja) * 1999-06-15 2000-12-26 Mitsubishi Electric Corp 遅延回路、クロック生成回路及び位相同期回路
JP2001007698A (ja) * 1999-06-25 2001-01-12 Mitsubishi Electric Corp データｐｌｌ回路
JP3622685B2 (ja) * 2000-10-19 2005-02-23 セイコーエプソン株式会社 サンプリングクロック生成回路、データ転送制御装置及び電子機器
US6809567B1 (en) * 2001-04-09 2004-10-26 Silicon Image System and method for multiple-phase clock generation
US6690243B1 (en) * 2001-06-07 2004-02-10 Cypress Semiconductor Corp. Multi-phase voltage-controlled oscillator at modulated, operating frequency
TW525350B (en) * 2001-12-20 2003-03-21 Realtek Semiconductor Co Ltd Hybrid phase locked loop
US6794912B2 (en) 2002-02-18 2004-09-21 Matsushita Electric Industrial Co., Ltd. Multi-phase clock transmission circuit and method
KR100477808B1 (ko) * 2002-05-21 2005-03-21 주식회사 하이닉스반도체 듀티 사이클 교정이 가능한 디지털 디엘엘 장치 및 듀티사이클 교정 방법
JP4031671B2 (ja) * 2002-06-11 2008-01-09 松下電器産業株式会社 クロックリカバリ回路
KR100531469B1 (ko) * 2003-01-09 2005-11-28 주식회사 하이닉스반도체 지연고정 정보저장부를 구비한 아날로그 지연고정루프
JP4660076B2 (ja) * 2003-06-23 2011-03-30 ルネサスエレクトロニクス株式会社 クロック発生回路
US7319345B2 (en) 2004-05-18 2008-01-15 Rambus Inc. Wide-range multi-phase clock generator
TW200721688A (en) * 2005-11-25 2007-06-01 Realtek Semiconductor Corp Phase lock circuit

Similar Documents

Publication Publication Date Title
JP2010093771A5 (enExample)
TWI243548B (en) Clock generator
KR100980405B1 (ko) Ｄｌｌ 회로
CN101127526B (zh) 时钟倍频器和使时钟倍频的方法
WO2010024942A3 (en) Direct digital synthesizer for reference frequency generation
WO2006001952A3 (en) Low power and low timing jitter phase-lock loop and method
US11327523B2 (en) Method and apparatus to utilize a digital-time-conversion (DTC) based clocking in computing systems
KR20090102859A (ko) 마이크로프로세서용 위상-고정 루프의 동적 주파수 스케일링을 위한 방법 및 장치
WO2015149653A1 (zh) 一种时钟占空比调整电路及多相位时钟产生器
KR20200084066A (ko) 주파수 분주 클록을 제공하기 위한 장치 및 방법
KR100824790B1 (ko) 클록 체배기 및 이를 포함하는 클록 생성기
KR20140082356A (ko) 지연 고정 루프 및 반도체 장치
KR20120126244A (ko) 클럭지연회로
JP2006119123A (ja) 位相差検出装置
CN101626237B (zh) 具宽频率锁频范围与避免锁相错误的延迟锁相回路电路
KR100811276B1 (ko) 지연고정루프회로
JP2017112458A (ja) スペクトラム拡散クロック発生回路及びスペクトラム拡散クロック発生方法
KR101628160B1 (ko) 지연 고정 루프 회로 기반의 위상 생성기 및 위상 생성 방법
JP5567389B2 (ja) クロック発生回路
KR101697309B1 (ko) 광대역 하모닉 락 발생을 방지하는 지연 고정 루프 회로 그 지연 고정 방법
Cheng et al. A wide-range DLL-based clock generator with phase error calibration
KR20110075559A (ko) 내부 클럭 신호 생성 회로 및 그의 동작 방법
JP7113788B2 (ja) 位相同期回路
US7519087B2 (en) Frequency multiply circuit using SMD, with arbitrary multiplication factor
Huang et al. A phase error calibration DLL with edge combiner for wide-range operation