JP2009518862A5 - - Google Patents

Download PDF

Info

Publication number
JP2009518862A5
JP2009518862A5 JP2008544405A JP2008544405A JP2009518862A5 JP 2009518862 A5 JP2009518862 A5 JP 2009518862A5 JP 2008544405 A JP2008544405 A JP 2008544405A JP 2008544405 A JP2008544405 A JP 2008544405A JP 2009518862 A5 JP2009518862 A5 JP 2009518862A5
Authority
JP
Japan
Prior art keywords
layer
source
conductivity type
mask
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008544405A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009518862A (ja
JP5424192B2 (ja
Filing date
Publication date
Priority claimed from US11/293,261 external-priority patent/US7314799B2/en
Application filed filed Critical
Publication of JP2009518862A publication Critical patent/JP2009518862A/ja
Publication of JP2009518862A5 publication Critical patent/JP2009518862A5/ja
Application granted granted Critical
Publication of JP5424192B2 publication Critical patent/JP5424192B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2008544405A 2005-12-05 2006-12-04 再成長ゲートを有する自己整合トレンチ電界効果トランジスタおよび再成長ベースコンタクト領域を有するバイポーラトランジスタおよび製造法 Expired - Fee Related JP5424192B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/293,261 US7314799B2 (en) 2005-12-05 2005-12-05 Self-aligned trench field effect transistors with regrown gates and bipolar junction transistors with regrown base contact regions and methods of making
US11/293,261 2005-12-05
PCT/US2006/046180 WO2007067458A1 (en) 2005-12-05 2006-12-04 Self-aligned trench field effect transistors with regrown gates and bipolar junction transistors with regrown base contact regions and methods of making

Publications (3)

Publication Number Publication Date
JP2009518862A JP2009518862A (ja) 2009-05-07
JP2009518862A5 true JP2009518862A5 (enExample) 2010-01-28
JP5424192B2 JP5424192B2 (ja) 2014-02-26

Family

ID=37897286

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008544405A Expired - Fee Related JP5424192B2 (ja) 2005-12-05 2006-12-04 再成長ゲートを有する自己整合トレンチ電界効果トランジスタおよび再成長ベースコンタクト領域を有するバイポーラトランジスタおよび製造法

Country Status (9)

Country Link
US (3) US7314799B2 (enExample)
EP (1) EP1969617B1 (enExample)
JP (1) JP5424192B2 (enExample)
KR (1) KR101318041B1 (enExample)
CN (2) CN102751320B (enExample)
AU (1) AU2006322108B2 (enExample)
CA (1) CA2632233A1 (enExample)
NZ (1) NZ568487A (enExample)
WO (1) WO2007067458A1 (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7553718B2 (en) * 2005-01-28 2009-06-30 Texas Instruments Incorporated Methods, systems and structures for forming semiconductor structures incorporating high-temperature processing steps
US7314799B2 (en) 2005-12-05 2008-01-01 Semisouth Laboratories, Inc. Self-aligned trench field effect transistors with regrown gates and bipolar junction transistors with regrown base contact regions and methods of making
US7648898B2 (en) * 2008-02-19 2010-01-19 Dsm Solutions, Inc. Method to fabricate gate electrodes
JP5324157B2 (ja) * 2008-08-04 2013-10-23 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
CN101901767B (zh) * 2009-05-26 2011-12-14 上海华虹Nec电子有限公司 获得垂直型沟道高压超级结半导体器件的方法
NZ597036A (en) * 2009-06-19 2014-01-31 Power Integrations Inc Methods of making vertical junction field effect transistors and bipolar junction transistors without ion implantation and devices made therewith
JP2011119512A (ja) * 2009-12-04 2011-06-16 Denso Corp 半導体装置およびその製造方法
US8969912B2 (en) 2011-08-04 2015-03-03 Avogy, Inc. Method and system for a GaN vertical JFET utilizing a regrown channel
US9184305B2 (en) * 2011-08-04 2015-11-10 Avogy, Inc. Method and system for a GAN vertical JFET utilizing a regrown gate
US8716078B2 (en) * 2012-05-10 2014-05-06 Avogy, Inc. Method and system for a gallium nitride vertical JFET with self-aligned gate metallization
JP6138619B2 (ja) * 2013-07-30 2017-05-31 ルネサスエレクトロニクス株式会社 半導体装置の製造方法および半導体装置
JP2016032014A (ja) * 2014-07-29 2016-03-07 日本電信電話株式会社 窒化物半導体装置の製造方法
CN105070767B (zh) * 2015-08-05 2018-04-20 西安电子科技大学 一种基于碳基复合电极的高温SiC JFET器件
CN105097456B (zh) * 2015-08-24 2018-09-11 泰科天润半导体科技（北京）有限公司 一种用于碳化硅器件的自对准方法
CN108292593B (zh) * 2015-09-30 2023-02-17 东京毅力科创株式会社 使用极紫外光刻对衬底进行图案化的方法
CN107681001B (zh) * 2017-07-24 2020-04-07 中国电子科技集团公司第五十五研究所 一种碳化硅开关器件及制作方法
CN116544282B (zh) * 2023-07-06 2024-04-09 深圳平创半导体有限公司 碳化硅结型栅双极型晶体管器件及其制作方法

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4587712A (en) * 1981-11-23 1986-05-13 General Electric Company Method for making vertical channel field controlled device employing a recessed gate structure
US4945394A (en) * 1987-10-26 1990-07-31 North Carolina State University Bipolar junction transistor on silicon carbide
JP3214868B2 (ja) * 1991-07-19 2001-10-02 ローム株式会社 ヘテロ接合バイポーラトランジスタの製造方法
US5286996A (en) * 1991-12-31 1994-02-15 Purdue Research Foundation Triple self-aligned bipolar junction transistor
US5350669A (en) * 1994-01-19 1994-09-27 Minnesota Mining And Manufacturing Company Silver-carboxylate/1,2-diazine compounds as silver sources in photothermographic and thermographic elements
US5481126A (en) * 1994-09-27 1996-01-02 Purdue Research Foundation Semiconductor-on-insulator electronic devices having trench isolated monocrystalline active regions
JPH08306700A (ja) * 1995-04-27 1996-11-22 Nec Corp 半導体装置及びその製造方法
JPH09172187A (ja) * 1995-12-19 1997-06-30 Hitachi Ltd 接合型電界効果半導体装置およびその製造方法
US5859447A (en) * 1997-05-09 1999-01-12 Yang; Edward S. Heterojunction bipolar transistor having heterostructure ballasting emitter
EP1710842B1 (en) * 1999-03-15 2008-11-12 Matsushita Electric Industrial Co., Ltd. Method for fabricating a bipolar transistor and a MISFET semiconductor device
GB9928285D0 (en) * 1999-11-30 2000-01-26 Koninkl Philips Electronics Nv Manufacture of trench-gate semiconductor devices
EP1128429A1 (de) 2000-02-22 2001-08-29 Infineon Technologies AG Verfahren zur Herstellung von bipolaren Transistoren im BiCMOS-Verfahren
US6861324B2 (en) * 2001-06-15 2005-03-01 Maxim Integrated Products, Inc. Method of forming a super self-aligned hetero-junction bipolar transistor
AU2002367561A1 (en) * 2001-07-12 2003-09-16 Mississippi State University Self-aligned transistor and diode topologies
JP2003069039A (ja) * 2001-08-29 2003-03-07 Denso Corp 炭化珪素半導体装置およびその製造方法
JP4288907B2 (ja) * 2001-08-29 2009-07-01 株式会社デンソー 炭化珪素半導体装置及びその製造方法
JP4060580B2 (ja) * 2001-11-29 2008-03-12 株式会社ルネサステクノロジ ヘテロ接合バイポーラトランジスタ
JP4110875B2 (ja) * 2002-08-09 2008-07-02 株式会社デンソー 炭化珪素半導体装置
JP2004134547A (ja) * 2002-10-10 2004-04-30 Hitachi Ltd 半導体装置
JP4489446B2 (ja) * 2004-01-21 2010-06-23 独立行政法人科学技術振興機構 ガリウム含有窒化物単結晶の製造方法
SE527205C2 (sv) * 2004-04-14 2006-01-17 Denso Corp Förfarande för tillverkning av halvledaranordning med kanal i halvledarsubstrat av kiselkarbid
US7314799B2 (en) 2005-12-05 2008-01-01 Semisouth Laboratories, Inc. Self-aligned trench field effect transistors with regrown gates and bipolar junction transistors with regrown base contact regions and methods of making

Similar Documents

Publication Publication Date Title
JP2009518862A5 (enExample)
US6372601B1 (en) Isolation region forming methods
CN112309838B (zh) 半导体结构及其形成方法
CN101999178A (zh) 氮化物半导体发光器件及其制造方法
JP2007511078A5 (enExample)
JP2006210927A5 (enExample)
US12272654B2 (en) Method and system for fabricating fiducials using selective area growth
CN107452839A (zh) 一种发光二极管外延片及其制作方法
JP2011530168A5 (enExample)
KR20120059426A (ko) 측벽 이미지 트랜스퍼로부터 패턴을 제조하기 위한 향상된 방법
JP2011530168A (ja) 拡幅活性領域を有する半導体素子
CN101866831A (zh) 低表面缺陷密度的外延基板及其制造方法
JP2004133407A5 (enExample)
US6875680B1 (en) Methods of manufacturing transistors using dummy gate patterns
CN108023002A (zh) 一种图形化衬底及其制作方法
TWI817631B (zh) 主動區域的製備方法
TWI482214B (zh) Method for manufacturing epitaxial substrate with low surface defect density
CN104979162A (zh) 半导体器件及其制造方法
KR20090054552A (ko) 측벽 스페이서 형성 방법 및 이를 이용한 반도체 소자의제조 방법
CN105355559A (zh) 一种制备半导体器件的方法
CN106469648B (zh) 一种外延结构及方法
CN107978528A (zh) 一种改善锗硅源漏极形貌的制备方法
KR100744088B1 (ko) 벌브 리세스 게이트를 갖는 반도체 소자의 제조방법
CN104795451A (zh) 一种鳍式二极管及其制备方法
US11769665B2 (en) Power device structures and methods of making