JP2008522441A5 - - Google Patents

Download PDF

Info

Publication number
JP2008522441A5
JP2008522441A5 JP2007544490A JP2007544490A JP2008522441A5 JP 2008522441 A5 JP2008522441 A5 JP 2008522441A5 JP 2007544490 A JP2007544490 A JP 2007544490A JP 2007544490 A JP2007544490 A JP 2007544490A JP 2008522441 A5 JP2008522441 A5 JP 2008522441A5
Authority
JP
Japan
Prior art keywords
gate electrode
sidewall
forming
spacer
sidewall spacer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2007544490A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008522441A (ja
Filing date
Publication date
Priority claimed from US11/002,586 external-priority patent/US7279386B2/en
Application filed filed Critical
Publication of JP2008522441A publication Critical patent/JP2008522441A/ja
Publication of JP2008522441A5 publication Critical patent/JP2008522441A5/ja
Pending legal-status Critical Current

Links

JP2007544490A 2004-12-03 2005-11-29 特定のディメンションのゲート・サイドウォールスペーサを用いて半導体アレンジメントを形成する方法 Pending JP2008522441A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/002,586 US7279386B2 (en) 2004-12-03 2004-12-03 Method for forming a semiconductor arrangement with gate sidewall spacers of specific dimensions
PCT/US2005/043397 WO2006060528A2 (en) 2004-12-03 2005-11-29 A method for forming a semiconductor device with gate sidewall apacers of specific dimensions

Publications (2)

Publication Number Publication Date
JP2008522441A JP2008522441A (ja) 2008-06-26
JP2008522441A5 true JP2008522441A5 (enExample) 2009-01-22

Family

ID=36218711

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007544490A Pending JP2008522441A (ja) 2004-12-03 2005-11-29 特定のディメンションのゲート・サイドウォールスペーサを用いて半導体アレンジメントを形成する方法

Country Status (8)

Country Link
US (1) US7279386B2 (enExample)
EP (1) EP1829092B1 (enExample)
JP (1) JP2008522441A (enExample)
KR (1) KR101142992B1 (enExample)
CN (1) CN100459052C (enExample)
DE (1) DE602005011483D1 (enExample)
TW (1) TWI397107B (enExample)
WO (1) WO2006060528A2 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7279386B2 (en) * 2004-12-03 2007-10-09 Advanced Micro Devices, Inc. Method for forming a semiconductor arrangement with gate sidewall spacers of specific dimensions
US7585735B2 (en) * 2005-02-01 2009-09-08 Freescale Semiconductor, Inc. Asymmetric spacers and asymmetric source/drain extension layers
US20110049582A1 (en) * 2009-09-03 2011-03-03 International Business Machines Corporation Asymmetric source and drain stressor regions
CN103928315B (zh) * 2014-04-28 2017-06-23 上海华力微电子有限公司 一种栅极侧墙减薄工艺
CN103943462A (zh) * 2014-04-28 2014-07-23 上海华力微电子有限公司 针对薄膜沉积产生负载效应的消除方法
US9941388B2 (en) * 2014-06-19 2018-04-10 Globalfoundries Inc. Method and structure for protecting gates during epitaxial growth
US10566194B2 (en) * 2018-05-07 2020-02-18 Lam Research Corporation Selective deposition of etch-stop layer for enhanced patterning

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4033026A (en) * 1975-12-16 1977-07-05 Intel Corporation High density/high speed MOS process and device
JP2685149B2 (ja) * 1988-04-11 1997-12-03 住友電気工業株式会社 電界効果トランジスタの製造方法
JPH08335554A (ja) * 1995-06-07 1996-12-17 Oki Electric Ind Co Ltd 半導体素子の製造方法
US5656518A (en) * 1996-09-13 1997-08-12 Advanced Micro Devices, Inc. Method for fabrication of a non-symmetrical transistor
JP3530692B2 (ja) * 1996-11-06 2004-05-24 キヤノン株式会社 走査型露光装置及びそれを用いたデバイスの製造方法
JP3598693B2 (ja) * 1996-12-03 2004-12-08 ソニー株式会社 半導体装置およびその製造方法
JPH10242460A (ja) * 1997-02-25 1998-09-11 Hitachi Ltd 半導体集積回路装置およびその製造方法
US5930634A (en) * 1997-04-21 1999-07-27 Advanced Micro Devices, Inc. Method of making an IGFET with a multilevel gate
JP2000012844A (ja) * 1998-06-19 2000-01-14 Sony Corp 高耐圧半導体装置及びその製造方法
KR100284905B1 (ko) * 1998-10-16 2001-04-02 윤종용 반도체 장치의 콘택 형성 방법
JP2000260701A (ja) * 1999-03-10 2000-09-22 Toshiba Corp パターン形成方法及びそれを用いた半導体装置の製造方法
JP3381147B2 (ja) * 1999-04-16 2003-02-24 日本電気株式会社 半導体装置及びその製造方法
US6300208B1 (en) * 2000-02-16 2001-10-09 Ultratech Stepper, Inc. Methods for annealing an integrated device using a radiant energy absorber layer
JP2001250756A (ja) * 2000-03-03 2001-09-14 Hitachi Ltd 半導体集積回路装置の製造方法
JP4776813B2 (ja) * 2001-06-12 2011-09-21 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
TW540102B (en) * 2001-12-31 2003-07-01 Silicon Integrated Sys Corp Formation method of oxide film
JP3725841B2 (ja) * 2002-06-27 2005-12-14 株式会社東芝 電子ビーム露光の近接効果補正方法、露光方法、半導体装置の製造方法及び近接効果補正モジュール
JP2004165218A (ja) * 2002-11-08 2004-06-10 Canon Inc 露光装置
TWI222227B (en) * 2003-05-15 2004-10-11 Au Optronics Corp Method for forming LDD of semiconductor devices
JP2005012038A (ja) * 2003-06-20 2005-01-13 Renesas Technology Corp 半導体装置の製造方法
US6893967B1 (en) * 2004-01-13 2005-05-17 Advanced Micro Devices, Inc. L-shaped spacer incorporating or patterned using amorphous carbon or CVD organic materials
US7279386B2 (en) 2004-12-03 2007-10-09 Advanced Micro Devices, Inc. Method for forming a semiconductor arrangement with gate sidewall spacers of specific dimensions

Similar Documents

Publication Publication Date Title
CN104733291B (zh) 用于集成电路图案化的方法
TWI473143B (zh) 在半導體裝置中形成微型圖案之方法
TW200746258A (en) Patterning sub-lithographic features with variable widths
CN101335185B (zh) 在半导体装置中制造图案的方法
US20140335694A1 (en) Methods of Fabricating Substrates
US20120322269A1 (en) Methods of Fabricating Substrates
TWI406105B (zh) 使用含碳硬光罩的雙重曝光圖案化方法
US9034562B2 (en) Pattern improvement in multiprocess patterning
TW200702900A (en) Stabilized photoresist structure for etching process
WO2008067228B1 (en) Methods to reduce the critical dimension of semiconductor devices and partially fabricated semiconductor devices having reduced critical dimensions
KR101885973B1 (ko) 구조체를 제조하는 방법
CN109103074B (zh) 自对准双重图形化工艺的修正方法及其半导体器件
US11037788B2 (en) Integration of device regions
JP2008522441A5 (enExample)
US20140162459A1 (en) Methods of Forming A Pattern On A Substrate
US20140162458A1 (en) Methods of Forming A Pattern On A Substrate
US9741580B2 (en) Substrate mask patterns, methods of forming a structure on a substrate, methods of forming a square lattice pattern from an oblique lattice pattern, and methods of forming a pattern on a substrate
CN100429743C (zh) 制造半导体器件的方法
KR20090089497A (ko) 반도체 소자의 미세패턴 제조 방법
CN107785242A (zh) 三重图形化的方法
US20080305635A1 (en) Method for fabricating a pattern
JP2007517398A5 (enExample)
CN104124138B (zh) 图形化方法
KR100934831B1 (ko) 반도체 소자의 미세 패턴 형성방법
KR100684271B1 (ko) 금속, 반도체, 절연체 패턴의 선폭과 크기를 줄이는 방법