JP2008177606A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2008177606A5 JP2008177606A5 JP2008098555A JP2008098555A JP2008177606A5 JP 2008177606 A5 JP2008177606 A5 JP 2008177606A5 JP 2008098555 A JP2008098555 A JP 2008098555A JP 2008098555 A JP2008098555 A JP 2008098555A JP 2008177606 A5 JP2008177606 A5 JP 2008177606A5
- Authority
- JP
- Japan
- Prior art keywords
- film
- conductive film
- forming
- patterned
- memory device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 66
- 239000012535 impurity Substances 0.000 claims 37
- 239000000758 substrate Substances 0.000 claims 31
- 238000009792 diffusion process Methods 0.000 claims 26
- 238000004519 manufacturing process Methods 0.000 claims 18
- 238000000059 patterning Methods 0.000 claims 9
- 238000000034 method Methods 0.000 claims 8
- 238000000151 deposition Methods 0.000 claims 6
- 229910021332 silicide Inorganic materials 0.000 claims 6
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims 6
- 230000015572 biosynthetic process Effects 0.000 claims 4
- 239000002184 metal Substances 0.000 claims 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims 2
- 229910052814 silicon oxide Inorganic materials 0.000 claims 2
- 229910052581 Si3N4 Inorganic materials 0.000 claims 1
- 238000010438 heat treatment Methods 0.000 claims 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims 1
- 238000003860 storage Methods 0.000 claims 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008098555A JP4914397B2 (ja) | 2002-02-21 | 2008-04-04 | 半導体記憶装置の製造方法 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002044202 | 2002-02-21 | ||
| JP2002044202 | 2002-02-21 | ||
| JP2008098555A JP4914397B2 (ja) | 2002-02-21 | 2008-04-04 | 半導体記憶装置の製造方法 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003570403A Division JP4340156B2 (ja) | 2002-02-21 | 2003-02-05 | 半導体記憶装置の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2008177606A JP2008177606A (ja) | 2008-07-31 |
| JP2008177606A5 true JP2008177606A5 (enExample) | 2009-05-28 |
| JP4914397B2 JP4914397B2 (ja) | 2012-04-11 |
Family
ID=27750543
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003570403A Expired - Lifetime JP4340156B2 (ja) | 2002-02-21 | 2003-02-05 | 半導体記憶装置の製造方法 |
| JP2008098555A Expired - Lifetime JP4914397B2 (ja) | 2002-02-21 | 2008-04-04 | 半導体記憶装置の製造方法 |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003570403A Expired - Lifetime JP4340156B2 (ja) | 2002-02-21 | 2003-02-05 | 半導体記憶装置の製造方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6940152B2 (enExample) |
| EP (1) | EP1385213A4 (enExample) |
| JP (2) | JP4340156B2 (enExample) |
| KR (1) | KR100549320B1 (enExample) |
| CN (1) | CN100367517C (enExample) |
| WO (1) | WO2003071606A1 (enExample) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7049188B2 (en) * | 2002-11-26 | 2006-05-23 | Advanced Micro Devices, Inc. | Lateral doped channel |
| JP2005150339A (ja) * | 2003-11-14 | 2005-06-09 | Matsushita Electric Ind Co Ltd | 電極形成方法、容量素子及びその製造方法 |
| EP1895582A4 (en) * | 2005-04-27 | 2009-09-23 | Spansion Llc | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME |
| JP4950036B2 (ja) * | 2005-04-27 | 2012-06-13 | スパンション エルエルシー | 半導体装置の製造方法 |
| JPWO2007000808A1 (ja) * | 2005-06-28 | 2009-01-22 | スパンション エルエルシー | 半導体装置およびその製造方法 |
| JP2007066958A (ja) * | 2005-08-29 | 2007-03-15 | Nec Electronics Corp | 半導体装置の製造方法 |
| JP2007109954A (ja) * | 2005-10-14 | 2007-04-26 | Sharp Corp | 半導体記憶装置、その製造方法及びその動作方法 |
| JP2007115754A (ja) * | 2005-10-18 | 2007-05-10 | Sharp Corp | 不揮発性半導体記憶装置及びその製造方法 |
| JP5039368B2 (ja) * | 2005-12-13 | 2012-10-03 | パナソニック株式会社 | 半導体記憶装置、その製造方法及びその駆動方法 |
| JP5486152B2 (ja) * | 2007-07-30 | 2014-05-07 | スパンション エルエルシー | 半導体装置およびその製造方法 |
| JP5301126B2 (ja) | 2007-08-21 | 2013-09-25 | スパンション エルエルシー | 半導体装置及びその製造方法 |
| JP2009182076A (ja) * | 2008-01-30 | 2009-08-13 | Panasonic Corp | 半導体装置及びその製造方法 |
| JP5390822B2 (ja) * | 2008-10-02 | 2014-01-15 | スパンション エルエルシー | 半導体装置及び半導体装置の製造方法 |
| US9437454B2 (en) | 2010-06-29 | 2016-09-06 | Semiconductor Energy Laboratory Co., Ltd. | Wiring board, semiconductor device, and manufacturing methods thereof |
| US20150050788A1 (en) * | 2011-02-15 | 2015-02-19 | Contour Semiconductor, Inc. | Current steering element formation for memory arrays |
| US9159735B2 (en) * | 2013-07-18 | 2015-10-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Architecture to improve cell size for compact array of split gate flash cell with buried common source structure |
| CN107293546B (zh) | 2016-04-08 | 2020-09-04 | 硅存储技术公司 | 减小型分裂栅非易失性闪存单元及其制造方法 |
| WO2017176486A1 (en) * | 2016-04-08 | 2017-10-12 | Silicon Storage Technology, Inc. | Reduced size split gate non-volatile flash memory cell and method of making same |
| JP6579167B2 (ja) * | 2017-08-03 | 2019-09-25 | マツダ株式会社 | 自動車の前部構造 |
| JP7238847B2 (ja) * | 2020-04-16 | 2023-03-14 | トヨタ自動車株式会社 | 半導体素子の製造方法 |
Family Cites Families (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH061839B2 (ja) * | 1983-06-21 | 1994-01-05 | 松下電子工業株式会社 | 不揮発性記憶装置の製造方法 |
| FR2638021B1 (fr) * | 1988-10-17 | 1994-05-06 | Sgs Thomson Microelectronics Sa | Memoire eprom de type damier et procede de fabrication |
| US5051796A (en) * | 1988-11-10 | 1991-09-24 | Texas Instruments Incorporated | Cross-point contact-free array with a high-density floating-gate structure |
| US5051795A (en) * | 1989-11-21 | 1991-09-24 | Texas Instruments Incorporated | EEPROM with trench-isolated bitlines |
| JP3088728B2 (ja) * | 1990-01-22 | 2000-09-18 | 株式会社日立製作所 | 半導体集積回路装置及びその製造方法 |
| JPH03263874A (ja) * | 1990-03-14 | 1991-11-25 | Matsushita Electron Corp | 半導体記憶装置およびその製造方法 |
| JPH0637284A (ja) * | 1992-01-07 | 1994-02-10 | Mega Chips:Kk | 半導体装置及びその製造方法 |
| JP3472313B2 (ja) | 1992-05-25 | 2003-12-02 | ローム株式会社 | 不揮発性記憶装置 |
| JP3395364B2 (ja) * | 1994-05-30 | 2003-04-14 | ソニー株式会社 | 不揮発性メモリセルアレイ |
| US6380598B1 (en) * | 1994-12-20 | 2002-04-30 | Stmicroelectronics, Inc. | Radiation hardened semiconductor memory |
| US6069058A (en) * | 1997-05-14 | 2000-05-30 | United Semiconductor Corp. | Shallow trench isolation for semiconductor devices |
| US6768165B1 (en) * | 1997-08-01 | 2004-07-27 | Saifun Semiconductors Ltd. | Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
| JP3097657B2 (ja) * | 1998-05-13 | 2000-10-10 | 日本電気株式会社 | 半導体記憶装置とその製造方法 |
| JP2000031436A (ja) * | 1998-07-09 | 2000-01-28 | Toshiba Corp | 半導体記憶装置およびその製造方法 |
| US6166958A (en) | 1998-07-09 | 2000-12-26 | Kabushiki Kaisha Toshiba | Semiconductor memory device, method for manufacturing the same, and method for controlling the same |
| JP3314807B2 (ja) | 1998-11-26 | 2002-08-19 | 日本電気株式会社 | 半導体装置の製造方法 |
| JP2000260890A (ja) * | 1999-03-12 | 2000-09-22 | Nec Corp | 不揮発性メモリ及びその製造方法 |
| EP1094520A1 (en) * | 1999-10-22 | 2001-04-25 | STMicroelectronics, Inc. | Radiation hardened semiconductor memory |
| TW429619B (en) * | 1999-12-24 | 2001-04-11 | Macronix Int Co Ltd | Method of forming memory cell |
| JP3467457B2 (ja) * | 2000-07-28 | 2003-11-17 | シャープ株式会社 | 不揮発性半導体記憶装置の製造方法 |
| JP3986742B2 (ja) * | 2000-09-25 | 2007-10-03 | 旺宏電子股▲ふん▼有限公司 | メモリセル形成方法 |
| JP4198903B2 (ja) * | 2001-08-31 | 2008-12-17 | 株式会社東芝 | 半導体記憶装置 |
| JP2003163289A (ja) * | 2001-11-27 | 2003-06-06 | Mitsubishi Electric Corp | 半導体メモリの製造方法、及び該半導体メモリを含む半導体装置の製造方法 |
-
2003
- 2003-02-05 CN CNB038008416A patent/CN100367517C/zh not_active Expired - Lifetime
- 2003-02-05 EP EP03706913A patent/EP1385213A4/en not_active Withdrawn
- 2003-02-05 WO PCT/JP2003/001201 patent/WO2003071606A1/ja not_active Ceased
- 2003-02-05 US US10/473,573 patent/US6940152B2/en not_active Expired - Lifetime
- 2003-02-05 JP JP2003570403A patent/JP4340156B2/ja not_active Expired - Lifetime
- 2003-02-05 KR KR1020037012921A patent/KR100549320B1/ko not_active Expired - Lifetime
-
2008
- 2008-04-04 JP JP2008098555A patent/JP4914397B2/ja not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2008177606A5 (enExample) | ||
| JP2011502353A5 (enExample) | ||
| TWI527096B (zh) | Mos電晶體及其形成方法 | |
| JP2001168306A5 (enExample) | ||
| JP2006173432A5 (enExample) | ||
| JP2003100915A5 (enExample) | ||
| JP2008504679A5 (enExample) | ||
| JP2010503206A5 (enExample) | ||
| JP2011086941A5 (enExample) | ||
| JP2003100917A5 (enExample) | ||
| KR101907070B1 (ko) | 반도체 장치 및 그 제조방법 | |
| CN101075617A (zh) | 半导体器件及其制造方法 | |
| TWI434353B (zh) | 形成自對準接觸物之方法及具有自對準接觸物之積體電路 | |
| JP2007158301A5 (enExample) | ||
| JP2001148428A5 (ja) | 不揮発性半導体記憶装置およびその製造方法 | |
| JP2007281091A5 (enExample) | ||
| JP2006013136A5 (enExample) | ||
| JP2005109389A5 (enExample) | ||
| TWI320962B (en) | Method of manufacturing flash memory device | |
| CN102655081B (zh) | 一种无定形碳牺牲栅极结构的浅结和侧墙的制备方法 | |
| JP2006024705A5 (enExample) | ||
| TW200826282A (en) | Semiconductor memory device and method of manufacturing the same | |
| CN103208458B (zh) | 嵌入式闪存的制造方法 | |
| US9123579B2 (en) | 3D memory process and structures | |
| TW201023343A (en) | Semiconductor device and manufacturing method of the same |