WO2017176486A1 - Reduced size split gate non-volatile flash memory cell and method of making same - Google Patents
Reduced size split gate non-volatile flash memory cell and method of making same Download PDFInfo
- Publication number
- WO2017176486A1 WO2017176486A1 PCT/US2017/024310 US2017024310W WO2017176486A1 WO 2017176486 A1 WO2017176486 A1 WO 2017176486A1 US 2017024310 W US2017024310 W US 2017024310W WO 2017176486 A1 WO2017176486 A1 WO 2017176486A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- insulated
- disposed over
- insulation material
- region
- substrate
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title description 2
- 238000002955 isolation Methods 0.000 claims abstract description 46
- 239000012774 insulation material Substances 0.000 claims abstract description 37
- 238000009792 diffusion process Methods 0.000 claims abstract description 26
- 239000000758 substrate Substances 0.000 claims description 52
- 150000004767 nitrides Chemical class 0.000 claims description 19
- 238000000034 method Methods 0.000 claims description 17
- 239000004065 semiconductor Substances 0.000 claims description 12
- 230000015572 biosynthetic process Effects 0.000 claims description 9
- 238000002513 implantation Methods 0.000 claims description 4
- 239000000463 material Substances 0.000 abstract description 18
- 238000009413 insulation Methods 0.000 abstract description 14
- 239000007943 implant Substances 0.000 abstract description 9
- 239000010410 layer Substances 0.000 description 32
- 229920002120 photoresistant polymer Polymers 0.000 description 14
- 230000000873 masking effect Effects 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
- H01L29/42328—Gate electrodes for transistors with a floating gate with at least one additional gate other than the floating gate and the control gate, e.g. program gate, erase gate or select gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
Definitions
- the present invention relates to a non- volatile flash memory cell which has a select gate, a floating gate, a control gate, and an erase gate.
- Fig. 1 shows a conventional pair of memory cells formed on a semiconductor substrate 10.
- Each memory cell includes a floating gate 14 disposed over and insulated from the substrate 10 by an insulation layer 12 (e.g., silicon dioxide ("oxide”)).
- a control gate 18 is disposed over and insulated from the floating gate 14 by an insulation layer 16 (e.g., ONO - oxide-nitride-oxide).
- Insulation layer 20 e.g., silicon nitride ("nitride”)
- Insulation layer 22 e.g., oxide
- Insulation layer 24 (e.g., nitride) is disposed over the insulation layer 22.
- a select gate (word line gate) 26 is disposed over and insulated from the substrate 10, and is laterally adjacent to the floating gate 14 and control gate 18. Spaced apart source and drain regions 28 and 30 respectively are formed in the substrate (having a conductivity type different than that of the substrate (or a well formed in the substrate)).
- An erase gate 32 is formed over and insulated from the source region 28 by an insulation layer 34 (e.g. oxide).
- Fig. 2 shows a top plan view of the array of such memory cells.
- Each row of control gates 18 are formed or connected as a single line extending in the row direction (i.e. electrically connecting the entire row of control gates 18).
- Each row of select (word line) gates 26 are formed or connected as a single line extending in the row direction (i.e. electrically connecting the entire row of select gates 26).
- the columns of memory cells are insulated from each other by isolation regions 36 that extend in the column direction.
- isolation regions 36 that extend in the column direction.
- the well-known technique of forming trenches into the substrate surface, and filling the trenches will insulation material such as STI oxide, can be used to form the isolation regions 36.
- Each row of source regions (shared by two adjacent memory cells in the column direction) are formed as a continuous diffusion region that extends in the row direction through gaps G between adjacent isolation regions 36 in the column direction (i.e. electrically connecting an entire row of source regions 28).
- a conductive erase gate line 32 (shown in phantom in Fig. 2) extends over the source region diffusion 28 and is also shared by two adjacent memory cells in the column direction.
- a reduced size non- volatile memory cell array is achieved with a semiconductor substrate having a plurality of parallel, continuous isolation regions each extending in a first direction, with an active region between each adjacent pair of the isolation regions, wherein each isolation region includes a trench formed into a surface of the substrate and insulation material disposed in the trench.
- a plurality of parallel, continuous source line diffusions are in the substrate each extending in a second direction orthogonal to the first direction, wherein each source line diffusion extends across each of the active regions and under the insulation material in each of the isolation regions.
- a plurality of memory cell pairs is formed in each of the active regions.
- Each of the memory cell pairs includes, a source region in the substrate which is a portion of one of the continuous source line diffusions, first and second drain regions in the substrate wherein a first channel region extends between the first drain region and the source region and a second channel region extends between the second drain region and the source region, a first floating gate disposed over and insulated from a first portion of the first channel region, a second floating gate disposed over and insulated from a first portion of the second channel region, a first select gate disposed over and insulated from a second portion of the first channel region, a second select gate disposed over and insulated from a second portion of the second channel region, a first control gate disposed over and insulated from the first floating gate, a second control gate disposed over and insulated from the second floating gate, and an erase gate disposed over and insulated from the source region.
- a method of forming a non- volatile memory cell array includes forming a plurality of parallel, continuous isolation regions in a semiconductor substrate, wherein each of the continuous isolation regions extends in a first direction with an active region between each adjacent pair of the isolation regions, and wherein the formation of each of the isolation region includes forming a trench into a surface of the substrate and forming insulation material in the trench, forming a plurality of parallel, continuous source line diffusions in the substrate each extending in a second direction orthogonal to the first direction, wherein each source line diffusion extends across each of the active regions and under the insulation material in each of the isolation regions, and forming a plurality of memory cell pairs in each of the active regions.
- Each of the memory cell pairs includes a source region in the substrate which is a portion of one of the continuous source line diffusions, first and second drain regions in the substrate, wherein a first channel region extends between the first drain region and the source region and a second channel region extends between the second drain region and the source region, a first floating gate disposed over and insulated from a first portion of the first channel region, a second floating gate disposed over and insulated from a first portion of the second channel region, a first select gate disposed over and insulated from a second portion of the first channel region, a second select gate disposed over and insulated from a second portion of the second channel region, a first control gate disposed over and insulated from the first floating gate, a second control gate disposed over and insulated from the second floating gate, and an erase gate disposed over and insulated from the source region.
- a method of forming a non- volatile memory cell array includes forming a layer of first insulation material on a semiconductor substrate, forming a plurality of first trenches in the layer of first insulation material that extend in a first direction, filling the plurality of first trenches with a second insulation material different than the first insulation material, forming a plurality of second trenches in the layer of first insulation material that extend in a second direction orthogonal to the first direction, extending the plurality of second trenches into the substrate, filling the plurality of second trenches with a third insulation material, wherein the third insulation material defines parallel isolation regions in the semiconductor substrate with an active region between each adjacent pair of the isolation regions, and wherein the isolation regions are not formed in the substrate under the plurality of first trenches, removing the second insulation material, forming a plurality of parallel, continuous source line diffusions in the semiconductor substrate by performing an implantation into the first trenches, wherein each source line diffusion extends in the first direction and across each of the active regions, and forming
- Each of the memory cell pairs includes a source region in the substrate which is a portion of one of the continuous source line diffusions, first and second drain regions in the substrate, wherein a first channel region extends between the first drain region and the source region and a second channel region extends between the second drain region and the source region, a first floating gate disposed over and insulated from a first portion of the first channel region, a second floating gate disposed over and insulated from a first portion of the second channel region, a first select gate disposed over and insulated from a second portion of the first channel region, a second select gate disposed over and insulated from a second portion of the second channel region, a first control gate disposed over and insulated from the first floating gate, a second control gate disposed over and insulated from the second floating gate, and an erase gate disposed over and insulated from the source region.
- Figure 1 is a cross sectional view of a pair of conventional non-volatile memory cells.
- Figure 2 is a top plan view of an array of the conventional non-volatile memory cells.
- Figures 3A-3G are side cross sectional views, along the Y-column direction showing the formation of the pairs of memory cells of the present invention.
- Figures 4A-4G are side cross sectional views, along the X-row direction showing the formation of the pairs of memory cells of the present invention.
- Figure 5 is a top plan view of the non-volatile memory cell array of the present invention.
- Figures 6A-6D are side cross sectional views, along the Y-column direction showing the formation of the pairs of memory cells in an alternate embodiment of the present invention.
- Figures 7A-7D are side cross sectional views, along the X-row direction showing the formation of the pairs of memory cells in the alternate embodiment of the present invention.
- Figure 8 is a top plan view of the non-volatile memory cell array of in the alternate embodiment of the present invention.
- the present invention is a non-volatile memory array and technique that utilizes two masking steps to reduce memory cell array size.
- a first horizontal masking step is used to etch a silicon nitride layer that will define the source line.
- a second vertical masking step is used to etch the silicon trench to isolate the neighboring bits.
- This technique can get right-angle STI corners at the source line, and avoid STI line-end rounding that results from conventional single mask STI formation. Thus, the space between two control gates can be reduced, thereby reducing memory cell array size.
- memory cell array size can be achieved by one or more implants that penetrate the STI isolation regions, so that the source line diffusion extends underneath the continuous isolation region insulation.
- FIG. 3A-3G and 4A-4G there are shown cross-sectional views (in the Y-column direction and the X-row direction, respectively) of the steps in the process to make a memory cell array of the present invention.
- the process begins by forming a layer of silicon dioxide (oxide) 42 on a silicon substrate 40.
- a layer of silicon nitride (nitride) 44 is then formed on the oxide layer 42.
- Photoresist material is coated on the structure, and a photolithography masking step is performed exposing selected portions of the photoresist material.
- the photoresist is developed and using the photoresist as a mask, the structure is etched such that trenches 46 are formed into the nitride layer 44 extending in the X-row direction, as shown in Figs. 3A and 4A (after photo resist removal). Specifically, the nitride layer 44 is anisotropically etched until oxide layer 42 is exposed.
- An oxide deposition and CMP or etch back is used to fill trenches 46 with oxide 47.
- Photoresist material is coated on the structure, and a photolithography masking step is performed exposing selected portions of the photoresist material. The photoresist is developed and selectively removed to leave portions of nitride layer 44 exposed. A nitride etch is then used form trenches 48 into the nitride layer 44 extending the Y-column direction.
- An anisotropic etch is used to etch the exposed oxide 42 and silicon 40 at the bottom of trenches 48 (i.e. extend trenches 48 through oxide layer 42 and into the substrate 40), as shown in Figs. 3B and 4B (after photoresist removal).
- a thick layer of insulation material (e.g. oxide) is formed over the structure, filling trenches 48.
- a chemical-mechanical polish follows, using nitride 44 as an etch stop, leaving trenches 48 filled with STI oxide 50, as shown in Figs. 3C and 4C.
- STI oxide 50 defines isolation regions 49 extending in the Y-column direction, and with active regions 51 there between (in an alternating fashion).
- a nitride etch is used to remove nitride 44.
- Polysilicon poly
- CMP poly chemical mechanical polish
- oxide 47 and 50 oxide as an etch stop
- oxide 47 and 50 oxide as an etch stop
- An insulation layer 54 e.g. ONO, having oxide, nitride and oxide sublayers
- a poly layer 56 is formed over the ONO layer 54.
- One or more insulation layers e.g. oxide 58 and nitride 60 are formed over the poly layer 56.
- Photo resist is formed over the nitride layer 60, developed and selectively removed except for stripes running in the X-row direction. A series of etches are used to remove portions of the nitride 60, oxide 58, poly 56, and ONO 54 (except for the portions thereof protected by the stripes of photo resist), leaving pairs of stacks S I and S2 of such layers in the active regions 51.
- insulation spacers 61 e.g. nitride
- Photoresist is formed partially over stacks S I and S2 and the area in-between, but leaving the area outside of the pair of stacks S 1 and S2 exposed.
- a poly etch is then used to remove the exposed portions of poly layer 52, as shown in Figs. 3E and 4E (after removal of the photo resist).
- An oxide etch is performed to remove oxide 47 and exposed portions of oxide 42 in the active regions 51, and the upper portions of oxide 50 in the isolation regions 49 (i.e. reduce the height of oxide 50 in the isolation regions 49).
- An implantation into trench 46 is used to form source region 62 in the substrate between stacks S 1 and S2. The resulting structure is shown in Figs. 3F and 4F.
- the memory cell formation is finished by forming select gates 70 adjacent to the floating gates 52 and control gates 56 over the floating gates 52 (by poly deposition and etch), forming oxide 72 on the substrate surface over the source regions 62, forming an erase gate 74 over the oxide 72 (by poly deposition and etch), and forming drain regions 76 in the substrate adjacent the select gates 70 through implantation.
- the final structure is shown in Figs. 3G and 4G.
- the final configuration includes pairs of memory cells extending in the column direction end to end, each sharing a common source region 62.
- a channel region 78 extends between the source region 62 and drain region 76.
- Each memory cell has a floating gate 52 disposed over a first channel region portion, a select gate 70 disposed over a second channel region portion, and a control gate 56 disposed over the floating gate 52.
- the spacing needed for the source line 62 is reduced by having it defined by trench 46, allowing for reduced array size because adjacent control gate lines 56 can be closer together, better critical dimension control because the isolation regions 49 are formed as only line patterns, and no ending effect at a source line side of the isolation regions 49.
- FIGs. 6A-6D and 7A-7D illustrate an alternate embodiment, in which continuous source lines are formed that extend under continuous STI oxide lines. Specifically, The processing described above with respect to Figs. 3A-3B and 4A-4B is performed, except that trenches 46 are not formed (and thus oxide 47 is not formed). This results in continuous lines of STI oxide 50, as illustrated in Figs. 6A and 7A. The processing continues as discussed above with respect to Figs. 3C-3E and 4C-4E, resulting in the structure shown in Figs. 6B and 7B (i.e. no oxide 47 between stacks S 1 and S2).
- Source line 62 is then form using one or more implants having sufficient energy to penetrate the STI oxide 50 in the isolation regions 49, so parallel continuous source diffusions extending in the X-row direction across the active regions 51 and the isolation regions 49 (i.e., underneath STI oxide 50) are formed (i.e. all the source regions 62 which are part of the source diffusion for each row are connected together.
- three separate implants can be performed, with a first implant having a first depth range 64, a second implant having a second depth range 66 extending deeper than the first depth range 64, and a third implant 66 having a third depth range 68 extending deeper than the first and second depth ranges 64/66, such that the source line formed extends continuously under the STI oxide 50 in the isolation regions 49, as illustrated in Figs. 6C and 7C.
- the processing continues as described above with respect to Figs. 3G and 4G, resulting in the final structure shown in Figs. 6D and 7D. As shown in Fig. 8, this technique results in line patterns for isolation regions 49 and the source lines 62 extend underneath the STI oxide 50.
- one or more of the source line implants can be performed earlier in the process (e.g., the first source line implant can occur after trenches 48 are formed, but before the STI oxide 50 is formed.
- single layers of material could be formed as multiple layers of such or similar materials, and vice versa.
- the term “adjacent” includes “directly adjacent” (no intermediate materials, elements or space disposed therebetween) and “indirectly adjacent” (intermediate materials, elements or space disposed there between), “mounted to” includes “directly mounted to” (no intermediate materials, elements or space disposed there between) and “indirectly mounted to” (intermediate materials, elements or spaced disposed there between), and “electrically coupled” includes “directly electrically coupled to” (no intermediate materials or elements there between that electrically connect the elements together) and “indirectly electrically coupled to” (intermediate materials or elements there between that electrically connect the elements together).
- forming an element "over a substrate” can include forming the element directly on the substrate with no intermediate materials/elements therebetween, as well as forming the element indirectly on the substrate with one or more intermediate materials/elements therebetween.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018550420A JP6701374B2 (en) | 2016-04-08 | 2017-03-27 | Small split gate non-volatile flash memory cell and manufacturing method thereof |
KR1020187031645A KR102119335B1 (en) | 2016-04-08 | 2017-03-27 | Reduced size isolated gate non-volatile flash memory cell and method of manufacturing same |
EP17779530.9A EP3449501B1 (en) | 2016-04-08 | 2017-03-27 | Reduced size split gate non-volatile flash memory cell and method of making same |
TW106110803A TWI623089B (en) | 2016-04-08 | 2017-03-30 | Reduced size split gate non-volatile flash memory cell and method of making same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610216805.9A CN107293546B (en) | 2016-04-08 | 2016-04-08 | Reduced size split gate non-volatile flash memory cell and method of making same |
CN201610216805.9 | 2016-04-08 | ||
US15/468,541 | 2017-03-24 | ||
US15/468,541 US9960242B2 (en) | 2016-04-08 | 2017-03-24 | Reduced size split gate non-volatile flash memory cell and method of making same |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017176486A1 true WO2017176486A1 (en) | 2017-10-12 |
Family
ID=60000630
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2017/024310 WO2017176486A1 (en) | 2016-04-08 | 2017-03-27 | Reduced size split gate non-volatile flash memory cell and method of making same |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2017176486A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113178452A (en) * | 2020-03-05 | 2021-07-27 | 长江存储科技有限责任公司 | 3D NAND memory and manufacturing method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6747310B2 (en) * | 2002-10-07 | 2004-06-08 | Actrans System Inc. | Flash memory cells with separated self-aligned select and erase gates, and process of fabrication |
US6940152B2 (en) * | 2002-02-21 | 2005-09-06 | Matsushita Electric Industrial Co., Ltd. | Semiconductor storage device and its manufacturing method |
US8928060B2 (en) * | 2013-03-14 | 2015-01-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Architecture to improve cell size for compact array of split gate flash cell |
US9159735B2 (en) * | 2013-07-18 | 2015-10-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Architecture to improve cell size for compact array of split gate flash cell with buried common source structure |
-
2017
- 2017-03-27 WO PCT/US2017/024310 patent/WO2017176486A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6940152B2 (en) * | 2002-02-21 | 2005-09-06 | Matsushita Electric Industrial Co., Ltd. | Semiconductor storage device and its manufacturing method |
US6747310B2 (en) * | 2002-10-07 | 2004-06-08 | Actrans System Inc. | Flash memory cells with separated self-aligned select and erase gates, and process of fabrication |
US8928060B2 (en) * | 2013-03-14 | 2015-01-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Architecture to improve cell size for compact array of split gate flash cell |
US9159735B2 (en) * | 2013-07-18 | 2015-10-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Architecture to improve cell size for compact array of split gate flash cell with buried common source structure |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113178452A (en) * | 2020-03-05 | 2021-07-27 | 长江存储科技有限责任公司 | 3D NAND memory and manufacturing method thereof |
CN113178452B (en) * | 2020-03-05 | 2023-12-05 | 长江存储科技有限责任公司 | 3D NAND memory and manufacturing method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9960242B2 (en) | Reduced size split gate non-volatile flash memory cell and method of making same | |
TWI590313B (en) | Method of forming self-aligned split-gate memory cell array with metal gates and logic devices | |
KR102008422B1 (en) | Nonvolatile memory device and method for fabricating the same | |
KR101868799B1 (en) | Nonvolatile memory device and method for fabricating the same | |
US9293359B2 (en) | Non-volatile memory cells with enhanced channel region effective width, and method of making same | |
EP3017476A1 (en) | Formation of self-aligned source for split-gate non-volatile memory cell | |
EP3970188B1 (en) | Method of forming split gate memory cells | |
KR101205037B1 (en) | Semiconductor device and method for fabricating the same | |
CN112400230A (en) | Split-gate non-volatile memory cell with three-dimensional fin field effect transistor structure and manufacturing method thereof | |
KR20070091833A (en) | Non-volatile memory devices and methods of forming the same | |
JP6004215B2 (en) | Self-aligned method of forming a semiconductor memory array of floating gate memory cells having a single poly layer | |
KR101139980B1 (en) | Semiconductor device and method for forming the same | |
WO2017176486A1 (en) | Reduced size split gate non-volatile flash memory cell and method of making same | |
US20130146962A1 (en) | Semiconductor device and method of manufacturing the same | |
KR20110093312A (en) | 3d non-volatile memory device and method for manufacturing the same | |
KR20210082299A (en) | Semiconductor devices | |
KR20100133217A (en) | 3d-nonvolatile memory device and method for fabricating the same | |
JP2010225994A (en) | Semiconductor device, and method of manufacturing the same | |
JP2014236015A (en) | Semiconductor device, and method of manufacturing the same | |
JP2008091460A (en) | Semiconductor device, and manufacturing method therefor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 2018550420 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20187031645 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2017779530 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 2017779530 Country of ref document: EP Effective date: 20181108 |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 17779530 Country of ref document: EP Kind code of ref document: A1 |