JP2006523375A - 電子モジュールの製造方法及び電子モジュール - Google Patents
電子モジュールの製造方法及び電子モジュール Download PDFInfo
- Publication number
- JP2006523375A JP2006523375A JP2006505627A JP2006505627A JP2006523375A JP 2006523375 A JP2006523375 A JP 2006523375A JP 2006505627 A JP2006505627 A JP 2006505627A JP 2006505627 A JP2006505627 A JP 2006505627A JP 2006523375 A JP2006523375 A JP 2006523375A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- component
- conductive layer
- conductive
- insulating material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 73
- 238000000034 method Methods 0.000 claims abstract description 82
- 239000011810 insulating material Substances 0.000 claims abstract description 51
- 238000004026 adhesive bonding Methods 0.000 claims abstract 5
- 239000010410 layer Substances 0.000 claims description 206
- 239000000853 adhesive Substances 0.000 claims description 34
- 230000001070 adhesive effect Effects 0.000 claims description 34
- 239000012790 adhesive layer Substances 0.000 claims description 29
- 239000000463 material Substances 0.000 claims description 21
- 239000004020 conductor Substances 0.000 claims description 17
- 230000006870 function Effects 0.000 claims description 6
- 238000003825 pressing Methods 0.000 claims description 5
- 230000015572 biosynthetic process Effects 0.000 claims description 3
- 230000008571 general function Effects 0.000 claims 1
- 238000009434 installation Methods 0.000 description 27
- 238000012545 processing Methods 0.000 description 18
- 239000010949 copper Substances 0.000 description 16
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 13
- 229910052802 copper Inorganic materials 0.000 description 13
- 229910052751 metal Inorganic materials 0.000 description 11
- 239000002184 metal Substances 0.000 description 11
- 229920000642 polymer Polymers 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- 239000000126 substance Substances 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 4
- 239000004593 Epoxy Substances 0.000 description 3
- 238000005553 drilling Methods 0.000 description 3
- 239000000047 product Substances 0.000 description 3
- 238000005476 soldering Methods 0.000 description 3
- 238000004381 surface treatment Methods 0.000 description 3
- 239000000956 alloy Substances 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 230000005670 electromagnetic radiation Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000000945 filler Substances 0.000 description 2
- 238000010030 laminating Methods 0.000 description 2
- 230000007774 longterm Effects 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 230000000149 penetrating effect Effects 0.000 description 2
- 229910007116 SnPb Inorganic materials 0.000 description 1
- 229910000831 Steel Inorganic materials 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000001066 destructive effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 239000003365 glass fiber Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000003801 milling Methods 0.000 description 1
- 229920006254 polymer film Polymers 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 239000010959 steel Substances 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
- H05K1/188—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or attaching to a structure having a conductive layer, e.g. a metal foil, such that the terminals of the component are connected to or adjacent to the conductive layer before embedding, and by using the conductive layer, which is patterned after embedding, at least partially for connecting the component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/83005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/83132—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed outside the semiconductor or solid-state body, i.e. "off-chip"
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92144—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
Abstract
Description
段階Aでは、本発明の方法の初期材料として、適切な導電層4を選択する。導電層4を支持基部12の表面に位置付けた積層シートもまた、初期材料として選択することができる。積層シートは、例えば処理するのに適した支持基部12を用立て、そして導電層4を形成するのに適切な導電膜をこの支持基部12の表面に取付けるようにして製造することができる。
段階Bでは、導電層4においてコンポーネント6を取付けようとする領域に、接着層5を塗布する。これらの領域を取付領域と称する。接着層5は、例えば通し孔3によって整列させることができる。接着層の厚さは、コンポーネント6を接着層5に押圧する際に、コンポーネント6と導電層4との間のスペースを接着剤が適切に充填するように選択する。コンポーネント6が接触突出部7を含む場合は、接着層5の厚さを例えば接触突出部7の約1.5〜10倍の高さにして、コンポーネント6と導電層4との間のスペースを適切に充填するようにするのが良好である。コンポーネント6用に形成した、接着層5の表面領域は、コンポーネント6の対応する表面領域よりも僅かに大きくすることもでき、こうすることで充填が不十分になる危険を回避するのに役立つことにもなる。
段階Cにおいては、電子モジュール内の所定位置にコンポーネント6を設置する。これは例えば、組立機によって、接着層5にコンポーネント6を押圧することで行うことができる。組立段階において、コンポーネント6の整列のために、整列用に形成した通し孔3又は他の利用可能な整列マークを用いることができる。
段階Dでは、予め形成した凹所を有する、又は導電層4に接着すべきコンポーネント6用の凹所を有する絶縁材料層1を、導電層4の頂部に設置する。絶縁材料層1は適切なポリマ基部から形成することができ、この基部にはコンポーネント6の寸法及び位置に応じた凹所又はキャビティを、何らかの適切な方法を用いて形成する。形成されるポリマは、例えば回路板業界において既知で広く用いられている、グラスファイバマット及びいわゆるB状態のエポキシ製のプリプレグ基部とすることができる。段階Dは、接着層5を硬化させた後、又は他には絶縁材料層1の設置中でコンポーネント6が適所に保持される程度に接着層5が充分硬化した後にのみ実施するのが最善である。
段階Eでは、パターン化していない絶縁材料層11を絶縁材料層1の頂部に位置付け、この絶縁材料層11の頂部に導電層9を位置付ける。絶縁材料層11は、絶縁材料層1と同様に、例えば前述のプリプレグ基部のような適切なポリマ膜から形成することができる。導電層9は、例えば銅膜又は目的に適した何らかの他の膜とすることができる。
段階Fでは、層1、11及び9を熱及び圧力により押圧し、(層1及び11の)ポリマは、コンポーネント6の周囲にて導電層4と9との間で、一体化されかつ堅牢な層を形成するようにする。この処理手順を用いることで、第2の導電層9を非常に滑らかでかつ均一なものとする。
段階Gでは、支持基部12を取り外すか、又は構体から除去する。この除去は、例えば機械的に、又はエッチングにより行うことができる。段階Gは、支持基部12を用いない実施例からは省略できることは勿論である。
段階Hでは、フィードスルー用のホール17を形成する。ホール17は、導電層4及び接着層5を経て形成し、コンポーネント6の接触突出部7又は他の接点領域の材料を露出させるようにする。ホール17は、例えばレーザで穿孔することにより形成することができる。ホール17は、例えばホール3により整列させることができる。
段階Iでは、段階Hで形成したホール17内部に、導電材料18を成長させる。実施例の処理においては、導電材料を、同時に基部頂部の他の部分にも成長させるため、導電層4及び9の厚さも増大する。
段階Jでは、基部表面の導電層4及び9から、所望の導電パターン14及び19を形成する。実施例において単一の導電層4しか用いない場合は、パターンは基部の片面のみに形成する。ここでの実施例においては第2の層9も使用しているが、導電パターンを導電層4からのみ形成するように処理を進めることもできる。このような実施例においては、パターン化していない導電層9は、例えば電子モジュールを機械的に支持もしくは保護する層として、又は電磁放射に対する保護として機能し得る。
図11は、多層化した電子モジュールを示しており、これは、互いの頂部に積層した3つの据付基部1と共に、コンポーネント6、並びに全部で6層の導電パターン層14及び19を具えている。据付基部1は中間層32により互いに取付けられる。中間層32は、据付基部1間に積層される、例えばプリプレグエポキシ層とすることができる。この後、接点部を形成するために、モジュールを貫通するホールを電子モジュールに穿孔する。接点部は、ホール内に成長させた導電層31により形成することができる。電子モジュールを貫通する導電層31により、据付基部1の多様な導電パターン層14及び19を互いに適切に接続して、全体的に多層化の機能を持たせることができる。
Claims (23)
- − 導電層を用立てるステップと、
− 接点領域を有する接触表面を持つ、コンポーネントを用立てるステップと、
− コンポーネントを、その接触表面の側から導電層の第1面に接着するステップと、
− 導電層の第1面上に、導電層に接着したコンポーネントを包囲する絶縁材料層を形成するステップと、
− コンポーネントの接点領域を導電層に電気的に接続するためのフィードスルーを形成するステップと、
− 導電層から導電パターンを形成するステップと、
を具えている電子モジュールの製造方法。 - 前記コンポーネントを接着する際に、
− 導電層の表面上に接着層を塗布して、
− コンポーネントの接触表面を接着層に押圧する、
請求項1に記載の方法。 - 前記コンポーネントを接着する際に、
− コンポーネントの接触表面上及び導電層の第1面上に、接着層を塗布して、
− 接着層を互いに押圧する、
請求項1に記載の方法。 - 少なくとも1つのコンポーネントを導電層に接着し、かつ導電層の表面領域に接着層を塗布する際に、導電層の表面が、コンポーネントの接続領域を除いて接着剤が実質上塗布されない、請求項2又は3に記載の方法。
- 前記コンポーネントを接着する際に、
− コンポーネントの接触表面上に、接着層を塗布して、
− コンポーネントの表面上の接着層を、導電層に押圧する、
請求項1に記載の方法。 - − 前記コンポーネントの整列のために、導電層に少なくとも1つの整列マークを形成し、
− コンポーネントを、少なくとも1つの整列マークに対して整列させて、導電層に接着する、
請求項1〜5の何れか1項に記載の方法。 - 前記少なくとも1つの整列マークは、導電層を貫通する通し孔とする、請求項6に記載の方法。
- 前記導電パターンを、導電層から、この導電層の一部を部分的に除去することにより形成して、残存する材料が導電パターンを形成するようにする、請求項1〜7の何れか1項に記載の方法。
- フィードスルーを形成するために、コンポーネントの接点領域の位置にて、導電層及び接着層に開口を形成する、請求項1〜8の何れか1項に記載の方法。
- 導電層に支持層を取付け、かつ、この支持層を絶縁材料層の形成後であって導電パターンの形成前に除去する、請求項1〜9の何れか1項に記載の方法。
- 1つ又は複数のコンポーネント用の凹所又はキャビティを形成した絶縁材料層を導電層に取付けることにより、コンポーネントを包囲する絶縁材料層を形成する、請求項1〜10の何れか1項に記載の方法。
- 導電層に取付けた第1の絶縁材料層の表面に、一体化されかつコンポーネントを覆う第2の絶縁材料層を取付ける、請求項11に記載の方法。
- 第2の導電パターン層を、絶縁材料層の反対側の表面上に形成する、請求項1〜12の何れか1項に記載の方法。
- 回路板構体に接続されない別個のコンポーネントを導電層に接着する、請求項1〜13の何れか1項に記載の方法。
- 1つ以上のコンポーネントを、対応する方法で電子モジュールに埋め込む、請求項1〜14の何れか1項に記載の方法。
- 総体的な機能を実現するために、基部に埋め込んだコンポーネントを互いに電気的に接続する、請求項15に記載の方法。
- 第1のモジュールを、少なくとも1つの第2のモジュールと共に形成し、かつ形成したモジュールは互いに他の頂部に取付けて、これらのモジュールを相対的に整列させる、請求項1〜16の何れか1項に記載の方法。
- 各モジュールの電子回路を互いに接続して総体的な機能を実現するために、互いに頂部に取付けたモジュールを経てフィードスルー用のホールを形成し、かつこうして形成したホール内に導電層を形成する、請求項17に記載の方法。
- − 第1面及び第2面を有する絶縁材料層と、
− 絶縁材料層において、第1面上で開口している少なくとも1つのホール又は凹所と、
− 少なくとも1つのホール又は凹所内部の少なくとも1つのコンポーネントであって、当該コンポーネントが、コンポーネントの、絶縁材料層の第1面に面する側にて接点領域を具え、かつ接点領域が、絶縁材料層の第1面のレベルから離れて位置付けられるように配置したコンポーネントと、
− 絶縁材料層の第1面上に亘り、かつ絶縁材料層における少なくとも1つのホール又は凹所の頂部及びコンポーネントの接点領域の位置にて延在する導電パターン層と、
− 絶縁材料層のホール又は凹所にて、コンポーネントと導電層との間における硬化接着層と、
− 導電パターン層とコンポーネントの接点領域との間を電気的に接続するための、接着層を貫通して形成した導電材料部と、
を具える電子モジュール。 - 絶縁材料層の第1面と第2面との間の方向における、コンポーネントの厚さを絶縁材料層の厚さよりも薄くした、請求項19に記載の電子モジュール。
- 前記導電パターン層をほぼ平坦にして、絶縁材料層及び絶縁材料層内のコンポーネント用のホール又は凹所に対向している導電パターン層の表面を、全体的に絶縁材料層の第1面とほぼ同じレベルにした、請求項19又は20に記載の電子モジュール。
- 絶縁材料層の第2面上に亘る、第2の導電パターン層を具えている、請求項19〜21の何れか1項に記載の電子モジュール。
- 導電パターンにより互いに電気的に接続した幾つかのコンポーネントを含み、これらコンポーネントが総体的な機能を実現するようにした、請求項19〜22の何れか1項に記載の電子モジュール。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI20030493A FI115601B (fi) | 2003-04-01 | 2003-04-01 | Menetelmä elektroniikkamoduulin valmistamiseksi ja elektroniikkamoduuli |
PCT/FI2004/000195 WO2004089048A1 (en) | 2003-04-01 | 2004-03-31 | Method for manufacturing an electronic module and an electronic module |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006523375A true JP2006523375A (ja) | 2006-10-12 |
JP4205749B2 JP4205749B2 (ja) | 2009-01-07 |
Family
ID=8565909
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006505627A Expired - Lifetime JP4205749B2 (ja) | 2003-04-01 | 2004-03-31 | 電子モジュールの製造方法及び電子モジュール |
Country Status (12)
Country | Link |
---|---|
US (2) | US7663215B2 (ja) |
EP (1) | EP1609339B1 (ja) |
JP (1) | JP4205749B2 (ja) |
KR (1) | KR100687976B1 (ja) |
CN (2) | CN101546759B (ja) |
AT (1) | ATE531242T1 (ja) |
BR (1) | BRPI0408964B1 (ja) |
CA (1) | CA2520992C (ja) |
FI (1) | FI115601B (ja) |
HK (1) | HK1089328A1 (ja) |
MX (1) | MXPA05010527A (ja) |
WO (1) | WO2004089048A1 (ja) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012044134A (ja) * | 2010-08-18 | 2012-03-01 | Samsung Electro-Mechanics Co Ltd | 埋め込み回路基板の製造方法 |
JP2012507154A (ja) * | 2008-10-30 | 2012-03-22 | アーテー・ウント・エス・オーストリア・テヒノロギー・ウント・ジュステームテッヒニク・アクチェンゲゼルシャフト | 電子構成部品をプリント回路基板に組み込むための方法 |
WO2012164719A1 (ja) * | 2011-06-02 | 2012-12-06 | 株式会社メイコー | 部品内蔵基板及びその製造方法 |
WO2012164720A1 (ja) * | 2011-06-02 | 2012-12-06 | 株式会社メイコー | 部品内蔵基板及びその製造方法 |
WO2014041628A1 (ja) * | 2012-09-12 | 2014-03-20 | 株式会社メイコー | 部品内蔵基板及びその製造方法 |
WO2018116799A1 (ja) * | 2016-12-21 | 2018-06-28 | 株式会社村田製作所 | 電子部品内蔵基板の製造方法、電子部品内蔵基板、電子部品装置及び通信モジュール |
JP2018523310A (ja) * | 2015-07-28 | 2018-08-16 | オスラム オプト セミコンダクターズ ゲゼルシャフト ミット ベシュレンクテル ハフツングOsram Opto Semiconductors GmbH | 構成素子の製造方法および構成素子 |
Families Citing this family (66)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8704359B2 (en) | 2003-04-01 | 2014-04-22 | Ge Embedded Electronics Oy | Method for manufacturing an electronic module and an electronic module |
FI20031341A (fi) | 2003-09-18 | 2005-03-19 | Imbera Electronics Oy | Menetelmä elektroniikkamoduulin valmistamiseksi |
FI20040592A (fi) | 2004-04-27 | 2005-10-28 | Imbera Electronics Oy | Lämmön johtaminen upotetusta komponentista |
FI20041680A (fi) | 2004-04-27 | 2005-10-28 | Imbera Electronics Oy | Elektroniikkamoduuli ja menetelmä sen valmistamiseksi |
US7441329B2 (en) * | 2004-06-07 | 2008-10-28 | Subtron Technology Co. Ltd. | Fabrication process circuit board with embedded passive component |
FI117814B (fi) | 2004-06-15 | 2007-02-28 | Imbera Electronics Oy | Menetelmä elektroniikkamoduulin valmistamiseksi |
US8487194B2 (en) * | 2004-08-05 | 2013-07-16 | Imbera Electronics Oy | Circuit board including an embedded component |
FI117812B (fi) * | 2004-08-05 | 2007-02-28 | Imbera Electronics Oy | Komponentin sisältävän kerroksen valmistaminen |
FI117369B (fi) | 2004-11-26 | 2006-09-15 | Imbera Electronics Oy | Menetelmä elektroniikkamoduulin valmistamiseksi |
FI20041525A (fi) * | 2004-11-26 | 2006-03-17 | Imbera Electronics Oy | Elektroniikkamoduuli ja menetelmä sen valmistamiseksi |
JP2008544512A (ja) | 2005-06-16 | 2008-12-04 | イムベラ エレクトロニクス オサケユキチュア | 回路基板構造体およびその製造方法 |
FI122128B (fi) | 2005-06-16 | 2011-08-31 | Imbera Electronics Oy | Menetelmä piirilevyrakenteen valmistamiseksi |
FI119714B (fi) * | 2005-06-16 | 2009-02-13 | Imbera Electronics Oy | Piirilevyrakenne ja menetelmä piirilevyrakenteen valmistamiseksi |
FI20060256L (fi) | 2006-03-17 | 2006-03-20 | Imbera Electronics Oy | Piirilevyn valmistaminen ja komponentin sisältävä piirilevy |
KR20080058987A (ko) * | 2006-12-23 | 2008-06-26 | 엘지이노텍 주식회사 | 반도체 패키지 및 그 제조방법 |
WO2008078899A1 (en) * | 2006-12-23 | 2008-07-03 | Lg Innotek Co., Ltd | Semiconductor package and manufacturing method thereof |
US20080192446A1 (en) | 2007-02-09 | 2008-08-14 | Johannes Hankofer | Protection For Circuit Boards |
US8522051B2 (en) * | 2007-05-07 | 2013-08-27 | Infineon Technologies Ag | Protection for circuit boards |
KR20100016327A (ko) * | 2007-05-08 | 2010-02-12 | 오컴 포트폴리오 엘엘씨 | 무솔더 전자 어셈블리 및 그 제조 방법 |
US7926173B2 (en) | 2007-07-05 | 2011-04-19 | Occam Portfolio Llc | Method of making a circuit assembly |
WO2009001621A1 (ja) * | 2007-06-26 | 2008-12-31 | Murata Manufacturing Co., Ltd. | 部品内蔵基板の製造方法 |
US8300425B2 (en) * | 2007-07-31 | 2012-10-30 | Occam Portfolio Llc | Electronic assemblies without solder having overlapping components |
US20090035454A1 (en) * | 2007-07-31 | 2009-02-05 | Occam Portfolio Llc | Assembly of Encapsulated Electronic Components to a Printed Circuit Board |
US8024858B2 (en) | 2008-02-14 | 2011-09-27 | Ibiden Co., Ltd. | Method of manufacturing printed wiring board with built-in electronic component |
US7935893B2 (en) | 2008-02-14 | 2011-05-03 | Ibiden Co., Ltd. | Method of manufacturing printed wiring board with built-in electronic component |
JP2009218545A (ja) | 2008-03-12 | 2009-09-24 | Ibiden Co Ltd | 多層プリント配線板及びその製造方法 |
JP2009231818A (ja) | 2008-03-21 | 2009-10-08 | Ibiden Co Ltd | 多層プリント配線板及びその製造方法 |
US8264085B2 (en) | 2008-05-05 | 2012-09-11 | Infineon Technologies Ag | Semiconductor device package interconnections |
JPWO2009147936A1 (ja) | 2008-06-02 | 2011-10-27 | イビデン株式会社 | 多層プリント配線板の製造方法 |
KR100997793B1 (ko) | 2008-09-01 | 2010-12-02 | 주식회사 하이닉스반도체 | 반도체 패키지 및 이의 제조 방법 |
KR101013994B1 (ko) | 2008-10-15 | 2011-02-14 | 삼성전기주식회사 | 전자 소자 내장 인쇄회로기판 및 그 제조 방법 |
KR101048515B1 (ko) * | 2008-10-15 | 2011-07-12 | 삼성전기주식회사 | 전자 소자 내장 인쇄회로기판 및 그 제조 방법 |
DE102008043122A1 (de) * | 2008-10-23 | 2010-04-29 | Robert Bosch Gmbh | Elektrische Schaltungsanordnung sowie Verfahren zum Herstellen einer elektrischen Schaltungsanordnung |
KR20100048610A (ko) * | 2008-10-31 | 2010-05-11 | 삼성전자주식회사 | 반도체 패키지 및 그 형성 방법 |
KR100999539B1 (ko) | 2008-11-04 | 2010-12-08 | 삼성전기주식회사 | 전자소자 내장형 인쇄회로기판 및 그 제조방법 |
KR100972050B1 (ko) | 2008-11-07 | 2010-07-23 | 삼성전기주식회사 | 전자 소자 내장 인쇄회로기판 및 그 제조 방법 |
KR101047484B1 (ko) * | 2008-11-07 | 2011-07-08 | 삼성전기주식회사 | 전자 소자 내장 인쇄회로기판 및 그 제조 방법 |
KR100972051B1 (ko) | 2008-11-07 | 2010-07-23 | 삼성전기주식회사 | 전자 소자 내장 인쇄회로기판 및 그 제조 방법 |
KR100986831B1 (ko) | 2008-11-07 | 2010-10-12 | 삼성전기주식회사 | 전자 소자 내장 인쇄회로기판 및 그 제조 방법 |
JP5161732B2 (ja) * | 2008-11-11 | 2013-03-13 | 新光電気工業株式会社 | 半導体装置の製造方法 |
US8124449B2 (en) | 2008-12-02 | 2012-02-28 | Infineon Technologies Ag | Device including a semiconductor chip and metal foils |
FI122216B (fi) | 2009-01-05 | 2011-10-14 | Imbera Electronics Oy | Rigid-flex moduuli |
FI20095110A0 (fi) | 2009-02-06 | 2009-02-06 | Imbera Electronics Oy | Elektroniikkamoduuli, jossa on EMI-suoja |
KR101084910B1 (ko) * | 2009-10-12 | 2011-11-17 | 삼성전기주식회사 | 전자부품 내장형 인쇄회로기판 및 그 제조방법 |
KR101104210B1 (ko) * | 2010-03-05 | 2012-01-10 | 삼성전기주식회사 | 전자소자 내장형 인쇄회로기판 및 그 제조방법 |
US8735735B2 (en) | 2010-07-23 | 2014-05-27 | Ge Embedded Electronics Oy | Electronic module with embedded jumper conductor |
AT13055U1 (de) * | 2011-01-26 | 2013-05-15 | Austria Tech & System Tech | Verfahren zur integration eines elektronischen bauteils in eine leiterplatte oder ein leiterplatten-zwischenprodukt sowie leiterplatte oder leiterplatten-zwischenprodukt |
US8923008B2 (en) | 2011-03-08 | 2014-12-30 | Ibiden Co., Ltd. | Circuit board and method for manufacturing circuit board |
KR101216414B1 (ko) | 2011-06-30 | 2012-12-28 | 아페리오(주) | 인쇄회로기판의 제조방법 |
JP2013211519A (ja) * | 2012-02-29 | 2013-10-10 | Ngk Spark Plug Co Ltd | 多層配線基板の製造方法 |
US8860202B2 (en) * | 2012-08-29 | 2014-10-14 | Macronix International Co., Ltd. | Chip stack structure and manufacturing method thereof |
US20150041993A1 (en) * | 2013-08-06 | 2015-02-12 | Infineon Technologies Ag | Method for manufacturing a chip arrangement, and a chip arrangement |
US9941229B2 (en) * | 2013-10-31 | 2018-04-10 | Infineon Technologies Ag | Device including semiconductor chips and method for producing such device |
EP3075006A1 (de) | 2013-11-27 | 2016-10-05 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Leiterplattenstruktur |
AT515101B1 (de) | 2013-12-12 | 2015-06-15 | Austria Tech & System Tech | Verfahren zum Einbetten einer Komponente in eine Leiterplatte |
US11523520B2 (en) * | 2014-02-27 | 2022-12-06 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for making contact with a component embedded in a printed circuit board |
GB2524791B (en) * | 2014-04-02 | 2018-10-03 | At & S Austria Tech & Systemtechnik Ag | Placement of component in circuit board intermediate product by flowable adhesive layer on carrier substrate |
KR101630435B1 (ko) * | 2014-04-21 | 2016-06-15 | 주식회사 심텍 | 임베디드 인쇄회로기판 및 그 제조 방법 |
KR101640751B1 (ko) | 2014-09-05 | 2016-07-20 | 대덕전자 주식회사 | 인쇄회로기판 및 제조방법 |
US9721799B2 (en) | 2014-11-07 | 2017-08-01 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with reduced via hole width and reduced pad patch and manufacturing method thereof |
US10079156B2 (en) | 2014-11-07 | 2018-09-18 | Advanced Semiconductor Engineering, Inc. | Semiconductor package including dielectric layers defining via holes extending to component pads |
US9420695B2 (en) | 2014-11-19 | 2016-08-16 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure and semiconductor process |
US9426891B2 (en) * | 2014-11-21 | 2016-08-23 | Advanced Semiconductor Engineering, Inc. | Circuit board with embedded passive component and manufacturing method thereof |
DE102016219116A1 (de) * | 2016-09-30 | 2018-04-05 | Robert Bosch Gmbh | Verfahren zum Herstellen einer elektronischen Baugruppe und elektronische Baugruppe, insbesondere für ein Getriebesteuermodul |
US10057989B1 (en) * | 2017-04-10 | 2018-08-21 | Tactotek Oy | Multilayer structure and related method of manufacture for electronics |
TWI771610B (zh) * | 2019-09-02 | 2022-07-21 | 矽品精密工業股份有限公司 | 電子封裝件及其承載結構與製法 |
Family Cites Families (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4246595A (en) * | 1977-03-08 | 1981-01-20 | Matsushita Electric Industrial Co., Ltd. | Electronics circuit device and method of making the same |
DE3248385A1 (de) * | 1982-12-28 | 1984-06-28 | GAO Gesellschaft für Automation und Organisation mbH, 8000 München | Ausweiskarte mit integriertem schaltkreis |
JPS6079770U (ja) | 1983-11-07 | 1985-06-03 | 関西日本電気株式会社 | 積層型ハイブリツドic |
FR2599893B1 (fr) * | 1986-05-23 | 1996-08-02 | Ricoh Kk | Procede de montage d'un module electronique sur un substrat et carte a circuit integre |
JPH0744320B2 (ja) * | 1989-10-20 | 1995-05-15 | 松下電器産業株式会社 | 樹脂回路基板及びその製造方法 |
US5355102A (en) * | 1990-04-05 | 1994-10-11 | General Electric Company | HDI impedance matched microwave circuit assembly |
JP3094481B2 (ja) | 1991-03-13 | 2000-10-03 | 松下電器産業株式会社 | 電子回路装置とその製造方法 |
US5353498A (en) * | 1993-02-08 | 1994-10-11 | General Electric Company | Method for fabricating an integrated circuit module |
US5306670A (en) * | 1993-02-09 | 1994-04-26 | Texas Instruments Incorporated | Multi-chip integrated circuit module and method for fabrication thereof |
US5353195A (en) * | 1993-07-09 | 1994-10-04 | General Electric Company | Integral power and ground structure for multi-chip modules |
US5552633A (en) * | 1995-06-06 | 1996-09-03 | Martin Marietta Corporation | Three-dimensional multimodule HDI arrays with heat spreading |
JP2830812B2 (ja) * | 1995-12-27 | 1998-12-02 | 日本電気株式会社 | 多層プリント配線板の製造方法 |
MY125599A (en) * | 1996-12-19 | 2006-08-30 | Ibiden Co Ltd | Printed circuit boards and method of producing the same |
JPH10223800A (ja) * | 1997-02-12 | 1998-08-21 | Shinko Electric Ind Co Ltd | 半導体パッケージの製造方法 |
US6038133A (en) * | 1997-11-25 | 2000-03-14 | Matsushita Electric Industrial Co., Ltd. | Circuit component built-in module and method for producing the same |
JP2000311229A (ja) | 1999-04-27 | 2000-11-07 | Hitachi Ltd | Icカード及びその製造方法 |
JP2001053447A (ja) | 1999-08-05 | 2001-02-23 | Iwaki Denshi Kk | 部品内蔵型多層配線基板およびその製造方法 |
DE19940480C2 (de) * | 1999-08-26 | 2001-06-13 | Orga Kartensysteme Gmbh | Leiterbahnträgerschicht zur Einlaminierung in eine Chipkarte, Chipkarte mit einer Leiterbahnträgerschicht und Verfahren zur Herstellung einer Chipkarte |
US6284564B1 (en) * | 1999-09-20 | 2001-09-04 | Lockheed Martin Corp. | HDI chip attachment method for reduced processing |
US6271469B1 (en) * | 1999-11-12 | 2001-08-07 | Intel Corporation | Direct build-up layer on an encapsulated die package |
US6154366A (en) * | 1999-11-23 | 2000-11-28 | Intel Corporation | Structures and processes for fabricating moisture resistant chip-on-flex packages |
JP3451373B2 (ja) * | 1999-11-24 | 2003-09-29 | オムロン株式会社 | 電磁波読み取り可能なデータキャリアの製造方法 |
US6475877B1 (en) * | 1999-12-22 | 2002-11-05 | General Electric Company | Method for aligning die to interconnect metal on flex substrate |
US6396148B1 (en) * | 2000-02-10 | 2002-05-28 | Epic Technologies, Inc. | Electroless metal connection structures and methods |
US6713859B1 (en) * | 2000-09-13 | 2004-03-30 | Intel Corporation | Direct build-up layer on an encapsulated die package having a moisture barrier structure |
US6489185B1 (en) * | 2000-09-13 | 2002-12-03 | Intel Corporation | Protective film for the fabrication of direct build-up layers on an encapsulated die package |
US6876072B1 (en) | 2000-10-13 | 2005-04-05 | Bridge Semiconductor Corporation | Semiconductor chip assembly with chip in substrate cavity |
TW511405B (en) * | 2000-12-27 | 2002-11-21 | Matsushita Electric Ind Co Ltd | Device built-in module and manufacturing method thereof |
JP2003037205A (ja) | 2001-07-23 | 2003-02-07 | Sony Corp | Icチップ内蔵多層基板及びその製造方法 |
FI115285B (fi) * | 2002-01-31 | 2005-03-31 | Imbera Electronics Oy | Menetelmä komponentin upottamiseksi alustaan ja kontaktin muodostamiseksi |
US6701614B2 (en) * | 2002-02-15 | 2004-03-09 | Advanced Semiconductor Engineering Inc. | Method for making a build-up package of a semiconductor |
JP2003249763A (ja) * | 2002-02-25 | 2003-09-05 | Fujitsu Ltd | 多層配線基板及びその製造方法 |
WO2003083543A1 (fr) * | 2002-04-01 | 2003-10-09 | Ibiden Co., Ltd. | Substrat support de puce a circuit integre, procede de fabrication de substrat support de puce a circuit integre, dispositif de communication optique et procede de fabrication de dispositif de communication optique |
US6876082B2 (en) * | 2002-08-08 | 2005-04-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Refractory metal nitride barrier layer with gradient nitrogen concentration |
FI20031341A (fi) * | 2003-09-18 | 2005-03-19 | Imbera Electronics Oy | Menetelmä elektroniikkamoduulin valmistamiseksi |
JP2006216711A (ja) * | 2005-02-02 | 2006-08-17 | Ibiden Co Ltd | 多層プリント配線板 |
-
2003
- 2003-04-01 FI FI20030493A patent/FI115601B/fi active IP Right Grant
-
2004
- 2004-03-31 JP JP2006505627A patent/JP4205749B2/ja not_active Expired - Lifetime
- 2004-03-31 WO PCT/FI2004/000195 patent/WO2004089048A1/en active Application Filing
- 2004-03-31 CN CN2009101332126A patent/CN101546759B/zh not_active Expired - Lifetime
- 2004-03-31 CA CA2520992A patent/CA2520992C/en not_active Expired - Lifetime
- 2004-03-31 CN CNB2004800093496A patent/CN100556233C/zh not_active Expired - Lifetime
- 2004-03-31 MX MXPA05010527A patent/MXPA05010527A/es active IP Right Grant
- 2004-03-31 BR BRPI0408964A patent/BRPI0408964B1/pt active IP Right Grant
- 2004-03-31 AT AT04724626T patent/ATE531242T1/de not_active IP Right Cessation
- 2004-03-31 KR KR1020057018362A patent/KR100687976B1/ko active IP Right Grant
- 2004-03-31 US US10/550,023 patent/US7663215B2/en active Active
- 2004-03-31 EP EP04724626A patent/EP1609339B1/en not_active Expired - Lifetime
-
2006
- 2006-08-29 HK HK06109596.3A patent/HK1089328A1/xx not_active IP Right Cessation
-
2009
- 2009-11-16 US US12/619,350 patent/US8034658B2/en not_active Expired - Lifetime
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012507154A (ja) * | 2008-10-30 | 2012-03-22 | アーテー・ウント・エス・オーストリア・テヒノロギー・ウント・ジュステームテッヒニク・アクチェンゲゼルシャフト | 電子構成部品をプリント回路基板に組み込むための方法 |
US8914974B2 (en) | 2008-10-30 | 2014-12-23 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for integrating an electronic component into a printed circuit board |
JP2012044134A (ja) * | 2010-08-18 | 2012-03-01 | Samsung Electro-Mechanics Co Ltd | 埋め込み回路基板の製造方法 |
WO2012164719A1 (ja) * | 2011-06-02 | 2012-12-06 | 株式会社メイコー | 部品内蔵基板及びその製造方法 |
WO2012164720A1 (ja) * | 2011-06-02 | 2012-12-06 | 株式会社メイコー | 部品内蔵基板及びその製造方法 |
WO2014041628A1 (ja) * | 2012-09-12 | 2014-03-20 | 株式会社メイコー | 部品内蔵基板及びその製造方法 |
JP2018523310A (ja) * | 2015-07-28 | 2018-08-16 | オスラム オプト セミコンダクターズ ゲゼルシャフト ミット ベシュレンクテル ハフツングOsram Opto Semiconductors GmbH | 構成素子の製造方法および構成素子 |
US10903406B2 (en) | 2015-07-28 | 2021-01-26 | Osram Oled Gmbh | Housing comprising a semiconductor body and a method for producing a housing with a semiconductor body |
WO2018116799A1 (ja) * | 2016-12-21 | 2018-06-28 | 株式会社村田製作所 | 電子部品内蔵基板の製造方法、電子部品内蔵基板、電子部品装置及び通信モジュール |
JPWO2018116799A1 (ja) * | 2016-12-21 | 2019-10-24 | 株式会社村田製作所 | 電子部品内蔵基板の製造方法、電子部品内蔵基板、電子部品装置及び通信モジュール |
US11183453B2 (en) | 2016-12-21 | 2021-11-23 | Murata Manufacturing Co., Ltd. | Electronic-component-embedded substrate having a wiring line with a roughened surface, electronic component device, and communication module |
Also Published As
Publication number | Publication date |
---|---|
CN1771767A (zh) | 2006-05-10 |
ATE531242T1 (de) | 2011-11-15 |
BRPI0408964B1 (pt) | 2017-05-09 |
FI115601B (fi) | 2005-05-31 |
CA2520992C (en) | 2013-01-22 |
US8034658B2 (en) | 2011-10-11 |
FI20030493A0 (fi) | 2003-04-01 |
CN100556233C (zh) | 2009-10-28 |
CA2520992A1 (en) | 2004-10-14 |
KR100687976B1 (ko) | 2007-02-27 |
KR20060005348A (ko) | 2006-01-17 |
US20100062568A1 (en) | 2010-03-11 |
WO2004089048A1 (en) | 2004-10-14 |
CN101546759A (zh) | 2009-09-30 |
BRPI0408964A (pt) | 2006-04-04 |
US7663215B2 (en) | 2010-02-16 |
US20060278967A1 (en) | 2006-12-14 |
JP4205749B2 (ja) | 2009-01-07 |
FI20030493A (fi) | 2004-10-02 |
HK1089328A1 (en) | 2006-11-24 |
CN101546759B (zh) | 2011-07-06 |
MXPA05010527A (es) | 2006-03-10 |
EP1609339B1 (en) | 2011-10-26 |
EP1609339A1 (en) | 2005-12-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4205749B2 (ja) | 電子モジュールの製造方法及び電子モジュール | |
US11071207B2 (en) | Electronic module | |
JP4510020B2 (ja) | 電子モジュールの製造方法 | |
JP5064210B2 (ja) | 電子モジュール及びその製造方法 | |
US8789271B2 (en) | Method for integrating an electronic component into a printed circuit board | |
KR101101603B1 (ko) | 전자 모듈 제조 방법 | |
JP4537995B2 (ja) | 電子モジュールを製造する方法 | |
JP2008522397A (ja) | 電子モジュール及びその製造方法 | |
JP2007535156A (ja) | 埋込み構成要素からの熱伝導 | |
US8222723B2 (en) | Electric module having a conductive pattern layer | |
US8125074B2 (en) | Laminated substrate for an integrated circuit BGA package and printed circuit boards | |
JP2003163240A (ja) | 半導体装置およびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20070116 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20071113 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20080213 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20080220 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20080313 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20080321 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080414 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080924 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20081016 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111024 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4205749 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111024 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121024 Year of fee payment: 4 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121024 Year of fee payment: 4 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121024 Year of fee payment: 4 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121024 Year of fee payment: 4 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131024 Year of fee payment: 5 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |